CN1697311A - Low Voltage Low Power Dual Gate MOSFET Mixer - Google Patents
Low Voltage Low Power Dual Gate MOSFET Mixer Download PDFInfo
- Publication number
- CN1697311A CN1697311A CN 200510011928 CN200510011928A CN1697311A CN 1697311 A CN1697311 A CN 1697311A CN 200510011928 CN200510011928 CN 200510011928 CN 200510011928 A CN200510011928 A CN 200510011928A CN 1697311 A CN1697311 A CN 1697311A
- Authority
- CN
- China
- Prior art keywords
- dual gate
- field effect
- effect transistor
- gate
- gate fet
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000009977 dual effect Effects 0.000 title claims description 22
- 230000005669 field effect Effects 0.000 claims abstract description 64
- 230000010355 oscillation Effects 0.000 claims abstract description 12
- 230000008676 import Effects 0.000 claims 2
- 238000001914 filtration Methods 0.000 claims 1
- 230000000087 stabilizing effect Effects 0.000 claims 1
- 239000004065 semiconductor Substances 0.000 abstract description 3
- 229910044991 metal oxide Inorganic materials 0.000 abstract 1
- 150000004706 metal oxides Chemical class 0.000 abstract 1
- 230000000694 effects Effects 0.000 description 12
- 239000003990 capacitor Substances 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 238000006243 chemical reaction Methods 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 230000014509 gene expression Effects 0.000 description 4
- 230000007423 decrease Effects 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 210000000746 body region Anatomy 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000012938 design process Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
Images
Landscapes
- Amplifiers (AREA)
- Superheterodyne Receivers (AREA)
Abstract
Description
技术领域technical field
本发明属于深亚微米时代的低压低功耗CMOS RFIC应用技术领域,尤其是一种射频CMOS集成电路(RFIC)中的低压低功耗混频器(Mixer)。The invention belongs to the field of low-voltage and low-power CMOS RFIC application technology in the deep submicron era, in particular to a low-voltage and low-power mixer (Mixer) in a radio frequency CMOS integrated circuit (RFIC).
背景技术Background technique
随着CMOS超大规模集成电路技术进入65纳米技术时代,电路中的场效应晶体管出现严重的短沟道效应(short channel effect),表现为阈值电压(threshold voltage)随沟道长度减小而下降,阈值电压随漏端电压增加而下降,源漏直接穿通(punch-through)沟长调制效应造成的器件本征输出电阻降低等。短沟道效应所引起的器件的二阶效应容易造成电路失效。因此短沟道效应的抑制是提高CMOS超大规模集成电路电路性能和减小电路失效的急需解决的问题。As CMOS VLSI technology enters the era of 65nm technology, the field effect transistor in the circuit has a serious short channel effect, which is manifested as the threshold voltage (threshold voltage) decreases with the decrease of the channel length. The threshold voltage decreases with the increase of the drain terminal voltage, and the intrinsic output resistance of the device is reduced due to the direct source-drain punch-through (punch-through) channel length modulation effect. The second-order effect of the device caused by the short channel effect is easy to cause circuit failure. Therefore, the suppression of short-channel effects is an urgent problem to be solved to improve the performance of CMOS VLSI circuits and reduce circuit failure.
目前,为了抑制短沟道效应,一般采用提高体区掺杂浓度,在沟道区引入pocket结构,增加源漏轻掺杂扩展区(light doped source/drain extension)等方法。然而这些技术手段都无法从根本上消除短沟效应,尤其是当集成电路技术进入纳米时代之后,器件的沟长已经接近体硅CMOS的物理极限,因此上述的技术手段几乎都无法避免短沟效应造成的器件工作失效。At present, in order to suppress the short channel effect, methods such as increasing the doping concentration of the body region, introducing a pocket structure in the channel region, and increasing the light doped source/drain extension of the source and drain are generally adopted. However, none of these technical means can fundamentally eliminate the short-channel effect, especially when integrated circuit technology enters the nanometer era, the channel length of the device is close to the physical limit of bulk silicon CMOS, so the above-mentioned technical means can hardly avoid the short-channel effect cause device failure.
当前研究人员普遍认为双栅器件(Double Gate or Dual Gate)是器件栅长达到10纳米后解决体硅器件短沟效应的最有效办法。部分研究人员还预测,由于器件本身的低功耗特征,双栅器件会更早的应用于诸如手机等需要低压、低功耗、小尺寸、低成本的移动设备中。根据不同的制备过程和器件结构,双栅器件可以分为平面双栅(Planar DG)、FinFET和垂直双栅(Vertical DG)。At present, researchers generally believe that double gate devices (Double Gate or Dual Gate) are the most effective way to solve the short channel effect of bulk silicon devices after the device gate length reaches 10 nanometers. Some researchers also predict that due to the low power consumption characteristics of the device itself, dual-gate devices will be used earlier in mobile devices that require low voltage, low power consumption, small size, and low cost, such as mobile phones. According to different preparation processes and device structures, dual-gate devices can be divided into planar double-gate (Planar DG), FinFET and vertical double-gate (Vertical DG).
在器件尺寸缩小的同时器件的工作电压也随之不断降低,因此要求电路中的电源电压不得超过器件的最大工作电压。因此在射频电路设计过程中应尽可能的降低电源电压以满足器件的工作要求。As the size of the device shrinks, the operating voltage of the device is also continuously reduced. Therefore, it is required that the power supply voltage in the circuit must not exceed the maximum operating voltage of the device. Therefore, the power supply voltage should be reduced as much as possible in the design process of the radio frequency circuit to meet the working requirements of the device.
混频器是现代射频通讯中所必不可少的一个组成模块,当前主要的接收机大多采用的是类吉尔伯特型混频器。吉尔伯特混频器的结构如图1所示,其中电流源IBias为整个电路产生偏置电流,实际应用中通常由MOS管来实现(也可以省略);共源管M1、M2构成了跨导级,将输入的电压形式的差分射频信号转换成电流信号并对其进行放大;差分的本振信号则分别输入到由M3、M4、M5、M6共同组成的开关级的四个栅端。通过本振信号对跨导级输出电流的调制来实现混频操作,并通过负载将电流信号转换成电压信号输出。对于理想的开关级来说,整个混频器的转换增益为 其中Gm为跨导级的跨导值,RL为负载电阻值。但是由于整个混频器的实现至少需要采用两级MOS管的堆垛,所以限制了整个电源电压的最小值。因此这种结构已经很难再应用于低压、低功耗和深亚微米工艺电源电压不断降低的设计要求。为了降低电源电压也可以采用折叠结构,但是电路的功耗也会随之而增加,这对移动通讯来说是致命的。同时作为混频器而言经常需要在转换增益、线性度、噪声系数和功耗参数之间进行折中,进一步增加了对功耗和电源电压的要求。The mixer is an indispensable component in modern radio frequency communication, and most of the current main receivers use Gilbert-like mixers. The structure of the Gilbert mixer is shown in Figure 1, in which the current source I Bias generates a bias current for the entire circuit, which is usually implemented by a MOS tube in practical applications (it can also be omitted); the common source tubes M1 and M2 constitute The transconductance stage converts the input differential RF signal in the form of voltage into a current signal and amplifies it; the differential local oscillator signal is respectively input to the four gate terminals of the switch stage composed of M3, M4, M5, and M6 . The frequency mixing operation is realized by modulating the output current of the transconductance stage by the local oscillator signal, and the current signal is converted into a voltage signal for output through the load. For an ideal switching stage, the conversion gain of the overall mixer is Among them, G m is the transconductance value of the transconductance stage, and RL is the load resistance value. However, since the realization of the entire mixer requires at least two stages of stacking of MOS transistors, the minimum value of the entire power supply voltage is limited. Therefore, this structure has been difficult to apply to the design requirements of low voltage, low power consumption, and deep submicron process power supply voltage. In order to reduce the power supply voltage, a folding structure can also be adopted, but the power consumption of the circuit will also increase accordingly, which is fatal to mobile communications. At the same time, as a mixer, it is often necessary to compromise among conversion gain, linearity, noise figure and power consumption parameters, which further increases the requirements on power consumption and power supply voltage.
作为最简单的平方法则混频器(Square-Law Mixer)结构来说是利用理想MOS器件的平方非线性来实现两个输入频率的混频操作的。其具体结构如图2所示,将RF和LO信号同时加在MOS器件的栅端并加上一定的偏置电压以保证器件工作在饱和区,其负载采用电阻、电感、电容或者是三者之间的任意组合。这样在MOS器件的漏端即可产生所需的混频结果。虽然这种结构的混频器非常简单,而且具有很低的工作电压和较低的功耗,但是由于射频信号和本振信号同时从MOS器件的栅端输入,这两者之间的隔离度变得非常差,因此使得这种结构无法应用到实际当中。As the simplest square-law mixer (Square-Law Mixer) structure, the square nonlinearity of the ideal MOS device is used to realize the mixing operation of two input frequencies. Its specific structure is shown in Figure 2. The RF and LO signals are simultaneously applied to the gate terminal of the MOS device and a certain bias voltage is added to ensure that the device works in the saturation region. The load adopts resistance, inductance, capacitance or all three any combination in between. In this way, the desired mixing result can be generated at the drain end of the MOS device. Although the mixer with this structure is very simple, and has very low operating voltage and low power consumption, since the radio frequency signal and the local oscillator signal are input from the gate terminal of the MOS device at the same time, the isolation between the two becomes very poor, thus making this structure unusable in practice.
发明内容Contents of the invention
本发明提供一种低压低功耗双栅MOSFET混频器,实现了低电压和低功耗,可用于深亚微米RF CMOS电路的应用。The invention provides a double-gate MOSFET mixer with low voltage and low power consumption, which realizes low voltage and low power consumption, and can be used in the application of deep submicron RF CMOS circuits.
本发明的技术内容:一种低压低功耗双栅金属氧化物半导体场效应晶体管混频器,包括金属氧化物半导体场效应晶体管MOSFET器件、电阻、电感、电容,将射频信号和本振信号同时加在MOSFET器件上,并加上一定的偏置电压以保证器件工作在饱和区,其负载采用电阻、电感、电容或者是三者之间的任意组合,MOSFET器件为一个或若干个双栅场效应晶体管,射频信号分别从上述双栅场效应晶体管的前栅/背栅输入,本振信号分别从上述双栅场效应晶体管的背栅/前栅输入。Technical content of the present invention: a low-voltage low-power dual-gate metal-oxide-semiconductor field-effect transistor mixer, including a metal-oxide-semiconductor field-effect transistor MOSFET device, a resistor, an inductor, and a capacitor, and simultaneously transmits a radio frequency signal and a local oscillator signal Applied to the MOSFET device, and a certain bias voltage is added to ensure that the device works in the saturation region. The load adopts resistance, inductance, capacitance or any combination of the three. The MOSFET device is one or several double gate fields For the effect transistor, the radio frequency signal is respectively input from the front gate/back gate of the double gate field effect transistor, and the local oscillation signal is respectively input from the back gate/front gate of the above double gate field effect transistor.
MOSFET器件可为二个双栅场效应晶体管1和2,正的射频信号从双栅场效应晶体管1的前栅输入,正的本振信号从双栅场效应晶体管1背栅输入,负的射频信号从双栅场效应晶体管2的前栅输入,负的本振信号从双栅场效应晶体管2的背栅输入。或正的射频信号从双栅场效应晶体管1的背栅输入,正的本振信号从双栅场效应晶体管1前栅输入,负的射频信号从双栅场效应晶体管2的背栅输入,负的本振信号从双栅场效应晶体管2的前栅输入。The MOSFET device can be two double gate
MOSFET器件为四个双栅场效应晶体管1、2、3和4,正的射频信号分别从双栅场效应晶体管1和双栅场效应晶体管2的前栅输入,正的本振信号分别从双栅场效应晶体管1和双栅场效应晶体管4的背栅输入,负的射频信号分别从双栅场效应晶体管3和双栅场效应晶体管4的前栅输入,负的本振信号分别从双栅场效应晶体管2和双栅场效应晶体管3的背栅输入。或另外一种方式:正的射频信号分别从双栅场效应晶体管1和双栅场效应晶体管2的背栅输入,正的本振信号分别从双栅场效应晶体管1和双栅场效应晶体管4的前栅输入,负的射频信号分别从双栅场效应晶体管3和双栅场效应晶体管4的背栅输入,负的本振信号分别从双栅场效应晶体管2和双栅场效应晶体管3的背栅输入。The MOSFET devices are four dual-gate
混频器输出端可设有电容,用来滤除输出端中的高频分量。A capacitor may be provided at the output end of the mixer to filter out high-frequency components in the output end.
在双栅场效应晶体管器件的源端加入电流源以稳定电路电流。所述电流源由MOSFET器件、电阻、电感、电容或者是四者之间的任意组合。A current source is added to the source terminal of the dual gate field effect transistor device to stabilize the circuit current. The current source is composed of MOSFET devices, resistors, inductors, capacitors or any combination of the four.
本发明的技术效果:本发明采用双栅MOS管器件,本振信号的输入端和射频信号的输入端分别为双栅场效应晶体管的前栅或背栅,在同一个MOS器件中实现本振信号和射频信号的同时输入,避免了采用堆垛的方式将混频器分成跨导级和开关级分两步实现混频,因此采用这种结构之后可以至少省去吉尔伯特型晶体管中开关级(或跨导级)所消耗掉的漏源电压,从而与传统混频器相比至少可以降低的电压余度为一个漏源电压值,使得混频器所需要的最低工作电压可以低于1V。由于该结构同时实现了低电压和低功耗,非常适于深亚微米RF CMOS电路的应用。Technical effect of the present invention: the present invention adopts double-gate MOS tube device, and the input terminal of the local oscillator signal and the input terminal of the radio frequency signal are respectively the front gate or the back gate of the double-gate field effect transistor, realizes the local oscillator in the same MOS device Simultaneous input of signals and radio frequency signals avoids the use of stacking to divide the mixer into a transconductance stage and a switch stage to realize frequency mixing in two steps. Therefore, after adopting this structure, at least the switch in the Gilbert-type transistor can be omitted. Stage (or transconductance stage) consumes the drain-source voltage, so compared with the traditional mixer, the voltage margin can be reduced by at least one drain-source voltage value, so that the minimum operating voltage required by the mixer can be lower than 1V. Because the structure realizes low voltage and low power consumption at the same time, it is very suitable for the application of deep submicron RF CMOS circuits.
附图说明Description of drawings
下面结合附图,对本发明做出详细描述。The present invention will be described in detail below in conjunction with the accompanying drawings.
图1类吉尔伯特型双平衡双栅混频器示意图;Fig. 1 schematic diagram of Gilbert-type double-balanced double-gate mixer;
图2平方法则混频器(Square-Law Mixer)结构示意图;Fig. 2 Structural schematic diagram of square-law mixer (Square-Law Mixer);
图3双栅器件结构示意图;Figure 3 is a schematic diagram of the structure of a double-gate device;
图4本发明以一个双栅MOSFET器件构成的混频器结构示意图;Fig. 4 the present invention constitutes the structural representation of the mixer with a double-gate MOSFET device;
图5本发明以两个双栅MOSFET器件构成的混频器结构示意图;FIG. 5 is a structural schematic diagram of a mixer composed of two dual-gate MOSFET devices in the present invention;
图6本发明类吉尔伯特型双平衡双栅混频器示意图。Fig. 6 is a schematic diagram of a Gilbert-like double-balanced double-gate mixer of the present invention.
具体实施方式Detailed ways
本发明采用了新型的双栅MOSFET器件结构以降低混频器的工作电压,双栅MOSFET器件的具体结构如图3所示。双栅器件的两个分立的栅分别作为两个信号的输入端来实现射频信号和本振信号之间的混频,从而避免了传统平方法则型混频器两个输入信号之间的相互影响。The present invention adopts a novel dual-gate MOSFET device structure to reduce the working voltage of the mixer, and the specific structure of the dual-gate MOSFET device is shown in FIG. 3 . The two discrete gates of the dual gate device are used as the input terminals of the two signals to realize the mixing between the radio frequency signal and the local oscillator signal, thus avoiding the mutual influence between the two input signals of the traditional square law mixer .
本发明以一个双栅MOSFET器件构成的混频器,其具体结构如图4所示。其中RF和LO信号分别从双栅器件的前栅和背栅输入,同时对两个栅施加一定的偏置电压以保证器件工作在饱和区,双栅器件的负载可采用电阻、电感、电容或者是三者之间的任意组合,在MOSFET的漏端即可得到所需的混频结果。The specific structure of the mixer composed of a dual-gate MOSFET device in the present invention is shown in FIG. 4 . The RF and LO signals are respectively input from the front gate and back gate of the double gate device, and a certain bias voltage is applied to the two gates at the same time to ensure that the device works in the saturation region. The load of the double gate device can be resistance, inductance, capacitance or It is any combination of the three, and the desired mixing result can be obtained at the drain end of the MOSFET.
该混频器结构的工作原理可以解释如下:The working principle of this mixer structure can be explained as follows:
一、LO信号和RF信号之间的混频主要是利用MOS器件的非线性实现。一般常见的非线性系统可采用下式来表示:1. The frequency mixing between the LO signal and the RF signal is mainly realized by using the nonlinearity of the MOS device. A common nonlinear system can be represented by the following formula:
y(t)=α1x(t)+α2x2(t)+α3x3(t)+......+αnxn(t)y(t)=α 1 x(t)+α 2 x 2 (t)+α 3 x 3 (t)+...+α n x n (t)
其中x(t)表示输入信号,y(t)表示输出信号当RF信号(VRF(t)=A1(t)COS(ωRFt))和LO(VLO(t)=A2(t)COS(ωLOt))信号同时经过非线性系统之后,其中必然会出现两个信号相乘项
二、设双栅器件的结构如图3所示,则对于非对称双栅的漏电流与两个栅所加电压的关系为:2. Assuming that the structure of the double-gate device is shown in Figure 3, the relationship between the leakage current of the asymmetric double-gate and the voltage applied to the two gates is:
Idz=Idrift+Idiff (1)I dz =I drift +I diff (1)
其中漂移电流Idrift和扩散电流Idiff的表达式分别为The expressions of the drift current I drift and the diffusion current I diff are respectively
前栅与背栅单位面积反型层电荷密度可用下式表示The charge density of the inversion layer per unit area of the front gate and the back gate can be expressed by the following formula
Q′Finv=-C′oxf(VFG-Vfbf-VTFG+κ1VBG-κ1VS-Vch(x))Q′ Finv =-C′ oxf (V FG -V fbf -V TFG +κ 1 V BG -κ 1 V S -V ch (x))
Q′Binv=-C′oxb(VBG-Vfbb-VTBG+κ2VFG-κ2VS-Vch(x)) (3)Q′ Binv =-C′ oxb (V BG -V fbb -V TBG +κ 2 V FG -κ 2 V S -V ch (x)) (3)
公式(2)(3)中
QFS=-C’oxf(VFG-Vfbf-VTFG+κ1VBG-κ1VS-VCh(0))Q FS =-C' oxf (V FG -V fbf -V TFG +κ 1 V BG -κ 1 V S -V Ch (0))
QFD=-C’oxf(VFG-Vfbf-VTFG+κ1VBG-κ1VS-VCh(L))Q FD =-C' oxf (V FG -V fbf -V TFG +κ 1 V BG -κ 1 V S -V Ch (L))
(4)(4)
QBS=-C’oxB(VBG-Vfbb-VTBG+κ2VFG-κ2VS-VCh(0))Q BS =-C' oxB (V BG -V fbb -V TBG +κ 2 V FG -κ 2 V S -V Ch (0))
QBS=-C’oxB(VBG-Vfbb-VTBG+κ2VFG-κ2VS-VCh(L))Q BS =-C' oxB (V BG -V fbb -V TBG +κ 2 V FG -κ 2 V S -V Ch (L))
将(4)(2)式代入式(1)可得Ids的表达式,其中的Idrift项可产生所需要的混频项如公式(5)所示。Substituting (4) (2) formula into formula (1) can get the expression of I ds , and the I drift term among them can produce the required frequency mixing term as shown in formula (5).
假设双栅器件的两个输入端信号表达式为:VFG=VFG0+VRFCOS(ωRFt)和VBG=VLO0+VLOCOS(ωLOt);其中VFG0和VLO0分别表示双栅器件RF和LO输入端的直流偏置电压。将VFG和VBG的具体表达式代入公式(2)中可以得到Idrift的表达式中含有AVFGVBG项(其中A表示该项的系数)Assume that the two input signal expressions of the dual-gate device are: V FG =V FG0 +V RF COS(ω RF t) and V BG =V LO0 +V LO COS(ω LO t); where V FG0 and V LO0 are the DC bias voltages at the RF and LO inputs of the dual-gate device, respectively. Substituting the specific expressions of V FG and V BG into formula (2) can be obtained that the expression of I drift contains the term AV FG V BG (wherein A represents the coefficient of this term)
公式(6)清楚的表明通过双栅器件可以产生新的频率分量ωRF±ωLO(加号和减号分别表示上变频和下变频分量),从而实现了混频功能。Equation (6) clearly shows that a new frequency component ω RF ±ω LO can be generated through the dual-gate device (the plus sign and the minus sign represent the up-conversion and down-conversion components, respectively), thus realizing the frequency mixing function.
本发明类吉尔伯特型双平衡双栅混频器,即以四个双栅MOSFET器件构成的混频器,具体结构如图5所示。从图5中可以看出,该结构MOSFET器件可为二个双栅场效应晶体管1和2,正的射频信号从双栅场效应晶体管1的前栅输入,正的本振信号从双栅场效应晶体管1背栅输入,负的射频信号从双栅场效应晶体管2的前栅输入,负的本振信号从双栅场效应晶体管2的背栅输入。或另外一种方式:正的射频信号从双栅场效应晶体管1的背栅输入,正的本振信号从双栅场效应晶体管1前栅输入,负的射频信号从双栅场效应晶体管2的背栅输入,负的本振信号从双栅场效应晶体管2的前栅输入。The Gilbert-type double-balanced double-gate mixer of the present invention is a mixer composed of four double-gate MOSFET devices, and its specific structure is shown in FIG. 5 . It can be seen from Fig. 5 that the structure MOSFET device can be two double-gate
本发明类吉尔伯特型双平衡双栅混频器,即以四个双栅MOSFET器件构成的混频器,具体结构如图6所示。从图6中可以看出,该结构采用差分射频信号和本振信号输入。其中正的射频信号7输入与双栅场效应晶体管1、双栅场效应晶体管2的前栅连接,负的射频信号8输入与双栅场效应晶体管3、双栅场效应晶体管4的前栅连接;正的本振信号5输入与双栅场效应晶体管1、双栅场效应晶体管4的背栅连接,负的本振信号6输入与双栅场效应晶体管2、双栅场效应晶体管3的背栅连接;电容9用来滤除输出端10、11中的高频分量;电阻12、13为负载,也可以采用由电感、电容作为负载或MOS器件等构成的有源负载。在双栅场效应晶体管器件的源端加入电流源以稳定电路电流,电流源由MOSFET器件、电阻、电感、电容或者是四者之间的任意组合。由于在同一个MOS器件中实现了本振信号和射频信号的同时输入,因此避免了采用堆垛的方式将混频器分成跨导级和开关级分两步实现混频。其优点在于:1、可以进一步降低混频器的偶数次奇变;2、增加了本振信号(LO)与中频信号之间的隔离度;3、由于RF和LO信号的自混而产生的DC量也被相互抵消了。The Gilbert-like double-balanced double-gate mixer of the present invention is a mixer composed of four double-gate MOSFET devices. The specific structure is shown in FIG. 6 . It can be seen from Fig. 6 that the structure adopts differential radio frequency signal and local oscillator signal input. The positive
本发明采用这种结构之后可以至少省去吉尔伯特型晶体管中开关级(或跨导级)所消耗掉的漏源电压,从而与传统混频器相比至少可以降低的电压余度为一个漏源值,使得混频器所需要的最低工作电压可以低于1V。由于该结构同时实现了低电压和低功耗,使其非常适于深亚微米RF CMOS电路的应用。After the present invention adopts this structure, the drain-source voltage consumed by the switch stage (or transconductance stage) in the Gilbert type transistor can be saved at least, so that the voltage margin can be reduced by at least one The drain-source value makes the minimum operating voltage required by the mixer less than 1V. Because the structure achieves low voltage and low power consumption at the same time, it is very suitable for the application of deep submicron RF CMOS circuits.
Claims (6)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2005100119280A CN100438327C (en) | 2005-06-14 | 2005-06-14 | Mixer made from MOS field effect transistor in low voltage and low power consumption |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2005100119280A CN100438327C (en) | 2005-06-14 | 2005-06-14 | Mixer made from MOS field effect transistor in low voltage and low power consumption |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1697311A true CN1697311A (en) | 2005-11-16 |
CN100438327C CN100438327C (en) | 2008-11-26 |
Family
ID=35349873
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2005100119280A Active CN100438327C (en) | 2005-06-14 | 2005-06-14 | Mixer made from MOS field effect transistor in low voltage and low power consumption |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN100438327C (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101083450B (en) * | 2007-07-16 | 2010-06-02 | 北京航空航天大学 | A Substrate Bias Mixer |
CN101212203B (en) * | 2006-12-29 | 2010-12-22 | 联发科技(新加坡)私人有限公司 | Communication device, in-phase orthogonal frequency mixer and method thereof |
CN101483408B (en) * | 2009-01-23 | 2011-08-17 | 北京朗波芯微技术有限公司 | Passive frequency mixer |
CN101295963B (en) * | 2007-04-27 | 2011-09-07 | 北京六合万通微电子技术股份有限公司 | Up-conversion mixer |
CN102611388A (en) * | 2012-03-26 | 2012-07-25 | 常州大学 | One-parameter robust chaotic signal source |
JPWO2022172425A1 (en) * | 2021-02-15 | 2022-08-18 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2263370B (en) * | 1992-01-14 | 1995-04-26 | Nec Corp | Frequency mixer circuit using FET's |
-
2005
- 2005-06-14 CN CNB2005100119280A patent/CN100438327C/en active Active
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101212203B (en) * | 2006-12-29 | 2010-12-22 | 联发科技(新加坡)私人有限公司 | Communication device, in-phase orthogonal frequency mixer and method thereof |
CN101295963B (en) * | 2007-04-27 | 2011-09-07 | 北京六合万通微电子技术股份有限公司 | Up-conversion mixer |
CN101083450B (en) * | 2007-07-16 | 2010-06-02 | 北京航空航天大学 | A Substrate Bias Mixer |
CN101483408B (en) * | 2009-01-23 | 2011-08-17 | 北京朗波芯微技术有限公司 | Passive frequency mixer |
CN102611388A (en) * | 2012-03-26 | 2012-07-25 | 常州大学 | One-parameter robust chaotic signal source |
CN102611388B (en) * | 2012-03-26 | 2015-04-22 | 常州大学 | One-parameter robust chaotic signal source |
JPWO2022172425A1 (en) * | 2021-02-15 | 2022-08-18 | ||
JP7286030B2 (en) | 2021-02-15 | 2023-06-02 | 三菱電機株式会社 | Amplitude phase detection circuit |
Also Published As
Publication number | Publication date |
---|---|
CN100438327C (en) | 2008-11-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101083450B (en) | A Substrate Bias Mixer | |
EP2079162A1 (en) | Apparatus and method having reduced flicker noise | |
CN101253682A (en) | Low Noise Amplifying Circuit and Receiving System | |
Biswal et al. | Simulation and comparative study on analog/RF and linearity performance of III–V semiconductor-based staggered heterojunction and InAs nanowire (nw) Tunnel FET | |
CN106301240A (en) | A kind of trans-impedance amplifier | |
CN1210875C (en) | Frequency mixer | |
CN100438327C (en) | Mixer made from MOS field effect transistor in low voltage and low power consumption | |
CN101047383A (en) | Current controlled full-balance differential current transmitter | |
CN105245189A (en) | A low-power semi-active semi-passive broadband down-mixer | |
CN102611392B (en) | Ultralow consumption current multiplexing mixer based on substrate bias | |
Manjula et al. | Design of low-power CMOS transceiver front end for 2.4-GHz WPAN applications | |
Li et al. | A low-power low-noise decade-bandwidth switched transconductor mixer with AC-coupled LO buffers | |
CN109309480A (en) | A Low Noise Switching Transconductance Mixer | |
Chung et al. | Modeling a high linearity, low noise Gilbert cell mixer using three optimization techniques | |
Wan et al. | A low-voltage low-power CMOS transmitter front-end using current mode approach for 2.4 GHz wireless communications | |
Singh et al. | Ferroelectric gate heterojunction TFET on selective buried oxide (SELBOX) substrate for distortionless and low power applications | |
Fletcher et al. | A 28-GHz low-loss AlGaN/GaN HEMT for TX/RX switches in 5G base stations | |
Chen | A low-voltage high-linearity ultra-wideband down-conversion mixer in 0.18-μm CMOS technology | |
CN100459417C (en) | Differential amplifier in low voltage and low power consumption and high isolation | |
CN104333330A (en) | CMOS up-conversion circuit with direct-current bias conversion structure | |
KR101481466B1 (en) | Ultra low phase-noise CMOS voltage-controlled oscillator for mobile applicationr | |
Rajawat et al. | Performance assessment of high-k soi gan finfet with different fin aspect ratio for rf/wireless applications | |
CN108880477B (en) | A Gilbert Upmixer for LTE MTC Power IoT | |
CN1613181A (en) | Balanced gyrator and devices including the balanced gyrator | |
GH et al. | Design of ultra-low voltage 0.5 V CMOS current bleeding mixer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING Free format text: FORMER OWNER: BEIJING UNIV. Effective date: 20130523 Owner name: BEIJING UNIV. Effective date: 20130523 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 100871 HAIDIAN, BEIJING TO: 100176 DAXING, BEIJING |
|
TR01 | Transfer of patent right |
Effective date of registration: 20130523 Address after: 100176 No. 18, Wenchang Avenue, Beijing economic and Technological Development Zone Patentee after: Semiconductor Manufacturing International (Beijing) Corporation Patentee after: Peking University Address before: 100871 Beijing the Summer Palace Road, Haidian District, No. 5 Patentee before: Peking University |