CN1697311A - Mixer made from MOS field effect transistor in low voltage and low power consumption - Google Patents

Mixer made from MOS field effect transistor in low voltage and low power consumption Download PDF

Info

Publication number
CN1697311A
CN1697311A CN 200510011928 CN200510011928A CN1697311A CN 1697311 A CN1697311 A CN 1697311A CN 200510011928 CN200510011928 CN 200510011928 CN 200510011928 A CN200510011928 A CN 200510011928A CN 1697311 A CN1697311 A CN 1697311A
Authority
CN
China
Prior art keywords
dual gate
gate fet
grid
field effect
local oscillation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 200510011928
Other languages
Chinese (zh)
Other versions
CN100438327C (en
Inventor
宋睿丰
张国艳
廖怀林
黄如
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Peking University
Semiconductor Manufacturing International Beijing Corp
Original Assignee
Peking University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Peking University filed Critical Peking University
Priority to CNB2005100119280A priority Critical patent/CN100438327C/en
Publication of CN1697311A publication Critical patent/CN1697311A/en
Application granted granted Critical
Publication of CN100438327C publication Critical patent/CN100438327C/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Amplifiers (AREA)
  • Superheterodyne Receivers (AREA)

Abstract

The mixer includes metal oxide semiconductor field effect transistor (MOSFET) parts, resistances, inductances and capacitances. MOSFET includes one or more dual-gate field effect transistors (FET). Radio frequency signal and signal of local oscillation are applied to front gate / back gate of dual-gate FET. Certain offset voltage is added to MOSFET part in order to guarantee the part operates at saturation region. Load is resistances, inductances and capacitances or any combination among them. Since radio frequency signal and signal of local oscillation are input at same time, mixed under low voltage. In favor of operation at low voltage and low power consumption, the invention is applicable to deep sub micro RF CMOS circuit.

Description

The made from MOS field effect transistor in low voltage and low power consumption frequency mixer
Technical field
The invention belongs to the low-voltage and low-power dissipation CMOS RFIC applied technical field in deep-submicron epoch, the low-voltage and low-power dissipation frequency mixer (Mixer) in especially a kind of radio-frequency (RF) CMOS integrated circuit (RFIC).
Background technology
Along with the cmos vlsi technology entered for 65 eras of nanotechnology, serious short-channel effect (short channel effect) appears in the field-effect transistor in the circuit, showing as threshold voltage (threshold voltage) reduces with channel length and descends, threshold voltage increases with drain terminal voltage and descends, and the device intrinsic output resistance reduction that the long mudulation effect of direct break-through (punch-through) ditch causes etc. is leaked in the source.The second-order effects of the caused device of short-channel effect causes circuit malfunction easily.Therefore the inhibition of short-channel effect is the urgent problem that improves the cmos vlsi circuit performance and reduce circuit malfunction.
At present, in order to suppress short-channel effect, the general employing improved the tagma doping content, introduces the pocket structure at channel region, and light dope expansion area methods such as (light doped source/drain extension) is leaked in the increase source.Yet these technological means all can't fundamentally be eliminated short channel effect, especially after integrated circuit technique enters nanometer era, the ditch of device is long near the physics limit of body silicon CMOS, therefore the above-mentioned technological means device operational failure that nearly all can't avoid short channel effect to cause.
The current research personnel generally believe that double-gated devices (Double Gate or Dual Gate) is that the device grid reach the effective way that solves body silicon device short channel effect after 10 nanometers.Part Study personnel also predict because the low-power consumption feature of device itself, double-gated devices more morning be applied to such as mobile phone etc. need low pressure, low-power consumption, small size, cheaply in the mobile device.According to different preparation process and device architecture, double-gated devices can be divided into planar double-gated (Planar DG), FinFET and vertical double gate (Vertical DG).
The operating voltage of device also constantly reduces thereupon in device dimensions shrink, therefore requires supply voltage in the circuit must not surpass the maximum working voltage of device.Therefore in the radio circuit design process, should reduce supply voltage as much as possible to satisfy the job requirement of device.
Frequency mixer is that requisite one of institute forms module in the modern radio-frequency communication, and what current main receiver adopted mostly is class gilbert type frequency mixer.The structure of gilbert mixer as shown in Figure 1, current source I wherein BiasFor entire circuit produces bias current, realize (also can omit) by metal-oxide-semiconductor usually in the practical application; Common source pipe M1, M2 have constituted transconductance stage, convert the difference radio-frequency signal of voltage form of input to current signal and it is amplified; The local oscillation signal of difference then is input to four grid ends of the switching stage of being made up of jointly M3, M4, M5, M6 respectively.By local oscillation signal the modulation of transconductance stage output current is realized mixing operation, and convert current signal to voltage signal output by load.For desirable switching stage, the conversion gain of whole frequency mixer is
Figure A20051001192800041
G wherein mBe the transconductance value of transconductance stage, R LBe the load resistance value.But because the realization of whole frequency mixer needs to adopt the stacking of two-stage metal-oxide-semiconductor at least, so limited the minimum value of whole supply voltage.Therefore this structure has been difficult to be applied to the designing requirement that low pressure, low-power consumption and deep submicron process supply voltage constantly reduce again.Also can adopt foldable structure in order to reduce supply voltage, but the power consumption of circuit can increase thereupon also, this is fatal to mobile communication.Often need between conversion gain, the linearity, noise factor and power consumption parameter, compromise as frequency mixer simultaneously, further increase requirement power consumption and supply voltage.
As the simplest square of rule frequency mixer (Square-Law Mixer) structure is to utilize the quadratic nonlinearity of desirable MOS device to realize the mixing operation of two incoming frequencies.Its concrete structure is added in RF and LO signal simultaneously at the grid end of MOS device and adds that certain bias voltage is operated in the saturation region to guarantee device as shown in Figure 2, and the combination in any between resistance, inductance, electric capacity or the three is adopted in its load.Drain terminal at the MOS device can produce required mixing results like this.Though the frequency mixer of this structure is very simple, and have very low operating voltage and a lower power consumption, but because radiofrequency signal and local oscillation signal be simultaneously from the grid end input of MOS device, therefore the non-constant that becomes of the isolation between the two makes this structure to be applied in the middle of the reality.
Summary of the invention
The invention provides a kind of low-voltage and low-power dissipation double grids MOSFET frequency mixer, realized low-voltage and low-power consumption, can be used for the application of deep-submicron RF cmos circuit.
Technology contents of the present invention: a kind of made from MOS field effect transistor in low voltage and low power consumption frequency mixer, comprise mos field effect transistor MOSFET device, resistance, inductance, electric capacity, radiofrequency signal and local oscillation signal are added on the MOSFET device simultaneously, and add that certain bias voltage is operated in the saturation region to guarantee device, resistance is adopted in its load, inductance, combination in any between electric capacity or the three, the MOSFET device is one or several dual gate FETs, from the preceding grid/back of the body grid input of above-mentioned dual gate FET, respectively from the back of the body grid/preceding grid of above-mentioned dual gate FET import respectively by local oscillation signal for radiofrequency signal.
The MOSFET device can be two dual gate FETs 1 and 2, positive radiofrequency signal is from the preceding grid input of dual gate FET 1, positive local oscillation signal is from dual gate FET 1 back of the body grid input, negative radiofrequency signal is from the preceding grid input of dual gate FET 2, and negative local oscillation signal is from the back of the body grid input of dual gate FET 2.Or positive radiofrequency signal is from the back of the body grid input of dual gate FET 1, positive local oscillation signal is from dual gate FET 1 preceding grid input, negative radiofrequency signal is from the back of the body grid input of dual gate FET 2, and negative local oscillation signal is from the preceding grid input of dual gate FET 2.
The MOSFET device is four dual gate FETs 1,2,3 and 4, positive radiofrequency signal is imported from the preceding grid of dual gate FET 1 and dual gate FET 2 respectively, positive local oscillation signal is imported from the back of the body grid of dual gate FET 1 and dual gate FET 4 respectively, from the preceding grid input of dual gate FET 3 and dual gate FET 4, respectively from the back of the body grid of dual gate FET 2 and dual gate FET 3 import respectively by negative local oscillation signal for negative radiofrequency signal.Or another mode: positive radiofrequency signal is imported from the back of the body grid of dual gate FET 1 and dual gate FET 2 respectively, positive local oscillation signal is imported from the preceding grid of dual gate FET 1 and dual gate FET 4 respectively, from the back of the body grid input of dual gate FET 3 and dual gate FET 4, respectively from the back of the body grid of dual gate FET 2 and dual gate FET 3 import respectively by negative local oscillation signal for negative radiofrequency signal.
Mixer output can be provided with electric capacity, is used for high fdrequency component in the filtering output.
Add current source with the stabilizing circuit electric current at the source of dual gate FET device end.Described current source is by the combination in any between MOSFET device, resistance, inductance, the electric capacity or four.
Technique effect of the present invention: the present invention adopts the dual-gate MOS tube device, the input of local oscillation signal and the input of radiofrequency signal are respectively the preceding grid or the back of the body grid of dual gate FET, in same MOS device, realize importing in local oscillation signal and the radiofrequency signal, avoided adopting the mode of stacking that frequency mixer is divided into transconductance stage and switching stage is realized mixing in two steps, therefore can save the used up drain-source voltage of switching stage in gilbert's transistor npn npn (or transconductance stage) at least after adopting this structure, thereby comparing the voltage remaining that can reduce at least with conventional mixer is a drain-source voltage value, makes the needed minimum operating voltage of frequency mixer can be lower than 1V.Because this structure has realized low-voltage and low-power consumption simultaneously, is very suitable for the application of deep-submicron RF cmos circuit.
Description of drawings
Below in conjunction with accompanying drawing, the present invention is made detailed description.
The two balance double grid frequency mixer schematic diagrames of Fig. 1 class gilbert type;
Fig. 2 square of rule frequency mixer (Square-Law Mixer) structural representation;
Fig. 3 double-gated devices structural representation;
The mixer architecture schematic diagram that Fig. 4 the present invention constitutes with a double grids MOSFET device;
The mixer architecture schematic diagram that Fig. 5 the present invention constitutes with two double grids MOSFET devices;
The two balance double grid frequency mixer schematic diagrames of Fig. 6 class gilbert's type of the present invention.
Embodiment
The present invention has adopted novel double grids MOSFET device architecture to reduce the operating voltage of frequency mixer, and the concrete structure of double grids MOSFET device as shown in Figure 3.Two discrete grid of double-gated devices are brought in the mixing that realizes between radiofrequency signal and the local oscillation signal as the input of two signals respectively, thereby have avoided influencing each other between tradition square two input signals of rule type frequency mixer.
The frequency mixer that the present invention constitutes with a double grids MOSFET device, its concrete structure as shown in Figure 4.Wherein RF and LO signal are imported from the preceding grid and the back of the body grid of double-gated devices respectively, simultaneously two grid are applied certain bias voltage and be operated in the saturation region to guarantee device, the load of double-gated devices can be adopted the combination in any between resistance, inductance, electric capacity or the three, can obtain required mixing results at the drain terminal of MOSFET.
The operation principle of this mixer architecture can be explained as follows:
One, the mixing between LO signal and the RF signal mainly is the non-linear realization that utilizes the MOS device.General common non linear system can adopt following formula to represent:
y(t)=α 1x(t)+α 2x 2(t)+α 3x 3(t)+......+α nx n(t)
Wherein x (t) represents input signal, and y (t) expression output signal is as RF signal (V RF(t)=A 1(t) COS (ω RFAnd LO (V t)) LO(t)=A 2(t) COS (ω LOT)) signal passes through after the non linear system simultaneously, two signal multiplication items wherein will inevitably occur V IF ( t ) = A 1 ( t ) A 2 ( t ) 2 [ COS ( ω RF - ω LO ) t + COS ( ω RF + ω LO ) t ] , Common ω wherein RFLOBe final intermediate frequency (IF) mixing results.
Two, the structure of establishing double-gated devices as shown in Figure 3, then leakage current and two the alive passes of grid for asymmetric double grid are:
I dz=I drift+I diff (1)
Drift current I wherein DriftWith dissufion current I DiffExpression formula be respectively
I drift = W L μ n Q FS 2 - Q FD 2 2 ( C oxf ′ + C si ′ ) + W L μ n Q BS 2 - Q BD 2 2 ( C oxb ′ + C si ′ )
I diff = W L μ n U T ( Q FD - Q FS ) + W L μ n U T ( Q BD - Q BS ) - - - ( 2 )
Preceding grid can be represented by the formula with back of the body grid unit are inversion layer charge density
Q′ Finv=-C′ oxf(V FG-V fbf-V TFG1V BG1V S-V ch(x))
Q′ Binv=-C′ oxb(V BG-V fbb-V TBG2V FG2V S-V ch(x)) (3)
In the formula (2) (3) U T = KT q , C oxf ′ = ϵ ox t oxf , C oxb ′ = ϵ ox t oxb Grid and the grid oxygen electric capacity of carrying on the back grid before representing respectively, C Si ′ = ϵ Si t Si Expression channel body Si electric capacity, κ 1 = C ′ C ′ oxf , κ 2 = C ′ C ′ oxb , V ChnFThe expression groove potential.Q FS=Q ' Finv(0), Q FD=Q ' Finv(L), Q BS=Q ' Binv(0), Q BD=Q ' Binv(L); Substitution formula (3) can get
Q FS=-C’ oxf(V FG-V fbf-V TFG1V BG1V S-V Ch(0))
Q FD=-C’ oxf(V FG-V fbf-V TFG1V BG1V S-V Ch(L))
(4)
Q BS=-C’ oxB(V BG-V fbb-V TBG2V FG2V S-V Ch(0))
Q BS=-C’ oxB(V BG-V fbb-V TBG2V FG2V S-V Ch(L))
(4) (2) formula substitution formula (1) can be got I DsExpression formula, I wherein DriftItem can produce needed mixing item as shown in Equation (5).
W L · μ n · C oxf 2 ( C oxf + C si ) · κ 1 · V FG · V BG + W L · μ n · C oxf 2 ( C oxb + C si ) · κ 2 · V FG · V BG - - - ( 5 )
Two input end signal expression formulas supposing double-gated devices are: V FG=V FG0+ V RFCOS (ω RFT) and V BG=V LO0+ V LOCOS (ω LOT); V wherein FG0And V LO0The dc offset voltage of representing double-gated devices RF and LO input respectively.With V FGAnd V BGThe formula that embodies substitution formula (2) in can obtain I DriftExpression formula in contain AV FGV BGItem (wherein A represents this coefficient)
I drift = · · · + AV FG V BG + · · · = · · · + AV RF COS ( ω RF t ) V LO COS ( ω LO t ) + · · ·
= · · · + A 2 V RF V LO [ COS ( ω LO - ω RF ) t + COS ( ω LO + ω RF ) t ] + · · · - - - ( 6 )
Formula (6) clearly shows by double-gated devices can produce new frequency component ω RF± ω LO(up-conversion and down-converted component represented respectively in plus sige and minus sign), thus realized the mixing function.
The two balance double grid frequency mixers of class gilbert's type of the present invention, promptly with the frequency mixer of four double grids MOSFET devices formations, concrete structure as shown in Figure 5.As can be seen from Figure 5, this structure MOSFET device can be two dual gate FETs 1 and 2, positive radiofrequency signal is from the preceding grid input of dual gate FET 1, positive local oscillation signal is from dual gate FET 1 back of the body grid input, negative radiofrequency signal is from the preceding grid input of dual gate FET 2, and negative local oscillation signal is from the back of the body grid input of dual gate FET 2.Or another mode: positive radiofrequency signal is from the back of the body grid input of dual gate FET 1, positive local oscillation signal is from dual gate FET 1 preceding grid input, negative radiofrequency signal is from the back of the body grid input of dual gate FET 2, and negative local oscillation signal is from the preceding grid input of dual gate FET 2.
The two balance double grid frequency mixers of class gilbert's type of the present invention, promptly with the frequency mixer of four double grids MOSFET devices formations, concrete structure as shown in Figure 6.As can be seen from Figure 6, this structure adopts difference radio-frequency signal and local oscillation signal input.Wherein positive radiofrequency signal 7 inputs are connected with the preceding grid of dual gate FET 1, dual gate FET 2, and negative radiofrequency signal 8 inputs are connected with the preceding grid of dual gate FET 3, dual gate FET 4; Positive local oscillation signal 5 inputs are connected with the back of the body grid of dual gate FET 1, dual gate FET 4, and negative local oscillation signal 6 inputs are connected with the back of the body grid of dual gate FET 2, dual gate FET 3; Electric capacity 9 is used for the high fdrequency component in the filtering output 10,11; Resistance 12,13 is load, also can adopt the active load that is made of as load or MOS device etc. inductance, electric capacity.Add current source with the stabilizing circuit electric current at the source of dual gate FET device end, current source is by the combination in any between MOSFET device, resistance, inductance, the electric capacity or four.Therefore because input when in same MOS device, having realized local oscillation signal and radiofrequency signal, avoided adopting the mode of stacking that frequency mixer is divided into transconductance stage and switching stage is realized mixing in two steps.Its advantage is: even number time strange change that 1, can further reduce frequency mixer; 2, increased isolation between local oscillation signal (LO) and the intermediate-freuqncy signal; 3, also having been cancelled out each other owing to RF and LO signal from mixing the DC amount that produces.
The present invention can save the used up drain-source voltage of switching stage in gilbert's transistor npn npn (or transconductance stage) after adopting this structure at least, thereby comparing the voltage remaining that can reduce at least with conventional mixer is a drain-source value, makes the needed minimum operating voltage of frequency mixer can be lower than 1V.Because this structure has realized low-voltage and low-power consumption simultaneously, makes it be very suitable for the application of deep-submicron RF cmos circuit.

Claims (6)

1, a kind of made from MOS field effect transistor in low voltage and low power consumption frequency mixer, comprise mos field effect transistor MOSFET device, resistance, inductance, electric capacity, radiofrequency signal and local oscillation signal are added on the MOSFET device simultaneously, and add that certain bias voltage is operated in the saturation region to guarantee device, resistance is adopted in its load, inductance, combination in any between electric capacity or the three, it is characterized in that: the MOSFET device is one or several dual gate FETs, from the preceding grid/back of the body grid input of above-mentioned dual gate FET, respectively from the back of the body grid/preceding grid of above-mentioned dual gate FET import respectively by local oscillation signal for radiofrequency signal.
2, made from MOS field effect transistor in low voltage and low power consumption frequency mixer as claimed in claim 1, it is characterized in that: the MOSFET device is two dual gate FETs 1 and 2, positive radiofrequency signal is from the preceding grid/back of the body grid input of dual gate FET 1, positive local oscillation signal is from dual gate FET 1 back of the body grid/preceding grid input, negative radiofrequency signal is from the preceding grid/back of the body grid input of dual gate FET 2, and negative local oscillation signal is from the back of the body grid/preceding grid input of dual gate FET 2.
3, made from MOS field effect transistor in low voltage and low power consumption frequency mixer as claimed in claim 1, it is characterized in that: the MOSFET device is four dual gate FETs 1,2,3 and 4, positive radiofrequency signal is imported from the preceding grid/back of the body grid of dual gate FET 1 and dual gate FET 2 respectively, positive local oscillation signal is imported from the back of the body grid/preceding grid of dual gate FET 1 and dual gate FET 4 respectively, from the preceding grid/back of the body grid input of dual gate FET 3 and dual gate FET 4, respectively from the back of the body grid/preceding grid of dual gate FET 2 and dual gate FET 3 import respectively by negative local oscillation signal for negative radiofrequency signal.
4, as claim 1,2 or 3 described made from MOS field effect transistor in low voltage and low power consumption frequency mixers, it is characterized in that: the output of frequency mixer is provided with electric capacity, is used for high fdrequency component in the filtering output.
5, as claim 1,2 or 3 described made from MOS field effect transistor in low voltage and low power consumption frequency mixers, it is characterized in that: add current source with the stabilizing circuit electric current at the source of described dual gate FET device end.
6, made from MOS field effect transistor in low voltage and low power consumption frequency mixer as claimed in claim 5 is characterized in that: described current source is by the combination in any between MOSFET device, resistance, inductance, the electric capacity or four.
CNB2005100119280A 2005-06-14 2005-06-14 Mixer made from MOS field effect transistor in low voltage and low power consumption Active CN100438327C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2005100119280A CN100438327C (en) 2005-06-14 2005-06-14 Mixer made from MOS field effect transistor in low voltage and low power consumption

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2005100119280A CN100438327C (en) 2005-06-14 2005-06-14 Mixer made from MOS field effect transistor in low voltage and low power consumption

Publications (2)

Publication Number Publication Date
CN1697311A true CN1697311A (en) 2005-11-16
CN100438327C CN100438327C (en) 2008-11-26

Family

ID=35349873

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2005100119280A Active CN100438327C (en) 2005-06-14 2005-06-14 Mixer made from MOS field effect transistor in low voltage and low power consumption

Country Status (1)

Country Link
CN (1) CN100438327C (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101083450B (en) * 2007-07-16 2010-06-02 北京航空航天大学 Substrate bias frequency mixer
CN101212203B (en) * 2006-12-29 2010-12-22 联发科技(新加坡)私人有限公司 Communication device, in-phase orthogonal frequency mixer and method thereof
CN101483408B (en) * 2009-01-23 2011-08-17 北京朗波芯微技术有限公司 Passive frequency mixer
CN101295963B (en) * 2007-04-27 2011-09-07 北京六合万通微电子技术股份有限公司 Up-conversion mixer
CN102611388A (en) * 2012-03-26 2012-07-25 常州大学 One-parameter robust chaotic signal source
JPWO2022172425A1 (en) * 2021-02-15 2022-08-18

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5306969A (en) * 1992-01-14 1994-04-26 Nec Corporation Frequency mixer circuit using FETs

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101212203B (en) * 2006-12-29 2010-12-22 联发科技(新加坡)私人有限公司 Communication device, in-phase orthogonal frequency mixer and method thereof
CN101295963B (en) * 2007-04-27 2011-09-07 北京六合万通微电子技术股份有限公司 Up-conversion mixer
CN101083450B (en) * 2007-07-16 2010-06-02 北京航空航天大学 Substrate bias frequency mixer
CN101483408B (en) * 2009-01-23 2011-08-17 北京朗波芯微技术有限公司 Passive frequency mixer
CN102611388A (en) * 2012-03-26 2012-07-25 常州大学 One-parameter robust chaotic signal source
CN102611388B (en) * 2012-03-26 2015-04-22 常州大学 One-parameter robust chaotic signal source
JPWO2022172425A1 (en) * 2021-02-15 2022-08-18
JP7286030B2 (en) 2021-02-15 2023-06-02 三菱電機株式会社 Amplitude phase detection circuit

Also Published As

Publication number Publication date
CN100438327C (en) 2008-11-26

Similar Documents

Publication Publication Date Title
Pavanello et al. Analog performance and application of graded-channel fully depleted SOI MOSFETs
CN1697311A (en) Mixer made from MOS field effect transistor in low voltage and low power consumption
Devi et al. Optimisation of pocket doped junctionless TFET and its application in digital inverter
CN111868931B (en) Highly scaled linear GaN HEMT structure
CN101253682A (en) Low noise amplifier circuit and receiving system
Kranti et al. Nonclassical channel design in MOSFETs for improving OTA gain-bandwidth trade-off
Anand et al. Analog and RF performance of doping-less tunnel FETs with Si _ 0.55 Ge _ 0.45 Si 0.55 Ge 0.45 source
Biswal et al. Simulation and comparative study on analog/RF and linearity performance of III–V semiconductor-based staggered heterojunction and InAs nanowire (nw) Tunnel FET
Wang et al. Gate field plate structure for subthreshold swing improvement of Si line-tunneling FETs
Singh et al. Impact of interface trap charges on device level performances of a lateral/vertical gate stacked Ge/Si TFET-on-SELBOX-substrate
Romanczyk et al. Evaluation of linearity at 30 GHz for N-polar GaN deep recess transistors with 10.3 W/mm of output power and 47.4% PAE
Elnaggar et al. A comprehensive investigation of TFETs with semiconducting silicide source: impact of gate drain underlap and interface traps
Yadav et al. Study of metal strip insertion and its optimization in doping less TFET
Tille et al. Design of low-voltage MOSFET-only/spl Sigma//spl Delta/modulators in standard digital CMOS technology
Saha et al. Impact of lateral straggle on linearity performance in gate-modulated (GM) TFET
Sharma et al. Band gap and gate metal engineering of novel hetero-material InAs/GaAs-based JLTFET for improved wireless applications
Lemtur et al. Performance analysis of gate all around GaAsP/AlGaSb CP-TFET
Biswal et al. Study on analog/RF and linearity performance of staggered heterojunction gate stack tunnel FET
Kumar et al. Performance analysis of charge plasma based five layered black phosphorus-silicon heterostructure tunnel field effect transistor
Das et al. Impact of traps on DC, analog/RF, and linearity performance of Ferro-TFET
Fletcher et al. A 28-GHz low-loss AlGaN/GaN HEMT for TX/RX switches in 5G base stations
Meriga et al. Deep insight into raised buried oxide SOI-Fe TFET and it’s analog/RF and linearity performance parameters
Razavi et al. A novel AlGaN/GaN HEMT with a p-layer in the barrier
Ghione et al. Guest editorial special issue on GaN electronic devices
Song et al. Vertically stacked individually tunable nanowire field effect transistors for low power operation with ultrahigh radio frequency linearity

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING

Free format text: FORMER OWNER: BEIJING UNIV.

Effective date: 20130523

Owner name: BEIJING UNIV.

Effective date: 20130523

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 100871 HAIDIAN, BEIJING TO: 100176 DAXING, BEIJING

TR01 Transfer of patent right

Effective date of registration: 20130523

Address after: 100176 No. 18, Wenchang Avenue, Beijing economic and Technological Development Zone

Patentee after: Semiconductor Manufacturing International (Beijing) Corporation

Patentee after: Peking University

Address before: 100871 Beijing the Summer Palace Road, Haidian District, No. 5

Patentee before: Peking University