CN1652308A - Method for self-flatening dielectric layer - Google Patents
Method for self-flatening dielectric layer Download PDFInfo
- Publication number
- CN1652308A CN1652308A CN 200410001097 CN200410001097A CN1652308A CN 1652308 A CN1652308 A CN 1652308A CN 200410001097 CN200410001097 CN 200410001097 CN 200410001097 A CN200410001097 A CN 200410001097A CN 1652308 A CN1652308 A CN 1652308A
- Authority
- CN
- China
- Prior art keywords
- dielectric layer
- voluntarily
- planarization
- inner metal
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Mechanical Treatment Of Semiconductor (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
First, first dielectric layer is formed on a substrate. Next, second dielectric layer is formed on the first dielectric layer. Then, chemical and mechanical grinding process is carried out in order to remove second dielectric layer and to flatten the first dielectric layer. Since grinding selection ratio between first dielectric layer and second dielectric layer is quite large about 20-500, thus second dielectric layer is more difficulty to be removed in regions, where surface relief of substrate is lower or density in pattern is lower, so as to play effect of protecting the first dielectric layer in grinding period.
Description
Technical field
The invention relates to a kind of flattening method voluntarily (self-planarizationprocess) of dielectric layer, and, and can be applied to the manufacture method of planarization inner metal dielectric layer voluntarily particularly relevant for a kind of flattening method voluntarily that can promote the dielectric layer of planarization efficiency.
Background technology
Along with the size of semiconductor element is reduced constantly, the difficulty of semiconductor technology is also more and more high.For instance, the exposure technology of the lithography process image generation deviation that often causes exposing and form because of the crystal column surface out-of-flatness.Therefore, forming inner layer dielectric layer (inter-layerdielectric at present, ILD) or inner metal dielectric layer (inter-metal dielectric, IMD) afterwards, (chemical mechanical polishing, CMP) technology is carried out the planarization of inner layer dielectric layer or inner metal dielectric layer can to adopt cmp mostly.
Chemical mechanical milling tech is a principle of utilizing similar " sharpening " this mechanical polishing, and cooperates suitable chemical assistant (reagent) with the crystal column surface planarization that different profile " polishes " in the lump that just rises and falls in addition.Because having unique anisotropic, chemical mechanical milling tech removes character, so it except the planarization that can be used for aforementioned crystal column surface dielectric layer, also can be applicable to vertically to reach horizontal metal intraconnections (interconnects) mosaic texture technology or make in the technology such as element shallow slot isolation structure.
And be known in before the flatening process that carries out dielectric layer, can in substrate, form a high-density plasma (high density plasma is called for short HDP) oxide layer usually.Afterwards, carry out chemical mechanical milling tech again and return the mill oxide layer to suitable thickness, to reach the purpose of planarization.Yet, when substrate surface has been formed with the great pattern of pattern density difference, because of the high zone of pattern density removes speed can be very fast, hinder so cause oxide layer in the high zone of pattern density excessively to be removed easily and the element internal uniformity formed.
Therefore, known solution normally forms the thick tetraethoxysilane of one deck again (tetraethylorthosilicate, TEOS) oxide layer is to improve the situation that the high-density plasma oxide layer is excessively removed on the high-density plasma oxide layer.Yet, this method because must increase one deck than high-density plasma oxidation bed thickness the tetraethoxysilane oxide layer of Duoing, and make process time and cost increase, even excessive because of the thickness of the inner layer dielectric layer that contains high-density plasma oxide layer and tetraethoxysilane oxide layer, and as etch process in the interconnecting process and contact hole technology harmful effect is arranged to follow-up.
Summary of the invention
Purpose of the present invention is exactly that a kind of flattening method voluntarily of dielectric layer is being provided, to possess terminating point function (endpoint function) voluntarily, to reduce manufacturing time and cost, increase planarization efficiency (planarization efficiency) simultaneously, and the process window (processwindow) of broad is provided.
A further object of the present invention provides the manufacture method of a kind of inner metal dielectric layer of planarization voluntarily (self-planarization IMD), so that inner metal dielectric layer possesses the terminating point function voluntarily and does not increase its thickness, increase planarization efficiency simultaneously, and the process window of broad is provided.
The present invention proposes a kind of flattening method voluntarily of dielectric layer, and comprising provides a substrate, and this substrate has different pattern densities, and has been formed with one first dielectric layer in the substrate.Afterwards, on first dielectric layer, form one second dielectric layer.Then, carry out a chemical mechanical milling tech, with planarization first dielectric layer, wherein first dielectric layer to the grinding selectivity ratio of second dielectric layer between 20～500.
Flattening method voluntarily according to the described dielectric layer of preferred embodiment of the present invention, the material of the second above-mentioned dielectric layer comprises and is rich in Si oxide (silicon rich oxide, SRO), silicon oxynitride (SiON) or silicon nitride (SiN) etc., and the refractive index of second dielectric layer is greater than 1.46.Moreover aforementioned chemical mechanical milling tech also can comprise employing oxidation-containing cerium (cerium oxide, grinding agent CeO2).
The present invention reintroduces a kind of manufacture method of the inner metal dielectric layer of planarization voluntarily, and this method comprises provides a substrate, is formed with conductive pattern in substrate.Then, in substrate, form an inner metal dielectric layer and cover conductive pattern.Then, on inner metal dielectric layer, form a dielectric layer.Subsequently, carry out a chemical mechanical milling tech, with the planarization inner metal dielectric layer, wherein inner metal dielectric layer to the grinding selectivity ratio of dielectric layer between 20～500.
Manufacture method according to the described planarization voluntarily of preferred embodiment of the present invention inner metal dielectric layer, above-mentioned dielectric layer has a refractive index greater than 1.46, and its material can comprise and is rich in Si oxide, silicon oxynitride or silicon nitride etc., and aforementioned chemical mechanical milling tech also can be selected the grinding agent of oxidation-containing cerium for use.
The present invention can select to adopt the grinding agent of oxidation-containing cerium when carrying out cmp, so can make the dielectric layer of winning to having very big grinding selectivity ratio between second dielectric layer.Therefore; when the height fluctuating quantity of substrate surface pattern density difference very big or substrate surface formation is big; can because substrate surface rise and fall lower zone or second dielectric layer in the lower zone of pattern density difficulty grind and remove, make it during cmp, have the effect of protection first dielectric layer.So when finishing flatening process, the final dielectric layer that can obtain having an even surface so first dielectric layer can possess the terminating point function voluntarily, and increases the uniformity in planarization efficiency, the enhancement wafer.Moreover the present invention, also can avoid because of excessive the carrying out that influences subsequent technique of thickness, and then the process window of broad is provided so not only can improve the aforementioned problem that formation hinders to the element internal uniformity because the last overall dielectric layer thickness that forms is thinner.
Description of drawings
Figure 1A to Fig. 1 D is the manufacturing flow chart according to the dielectric layer of planarization voluntarily of a preferred embodiment of the present invention.
100: substrate
100a: the zone that pattern density is high
100b: the zone that pattern density is low
102: pattern
104,106: dielectric layer
104a: planarization dielectric layer voluntarily
Embodiment
Figure 1A to Fig. 1 D is the manufacturing flow chart according to the dielectric layer of planarization voluntarily of a preferred embodiment of the present invention.
Please refer to Figure 1A, a substrate 100 is provided, and for example be formed with several patterns 102 in substrate 100, as conductive pattern or other semiconductor element etc., and present embodiment is big applicable to pattern density difference or the pattern of height big rise and fall; For instance, the 100a that is indicated among the Yu Bentu represents the high zone of pattern density, and 100b then represents the low density zone of pattern.
Afterwards, please refer to Figure 1B, form one first dielectric layer 104 and cover aforementioned pattern 102 in substrate 100, wherein first dielectric layer 104 for example is high-density plasma (high densityplasma is called for short HDP) oxide layer or other dielectric material layer.In addition, as dividing according to first dielectric layer, 104 residing positions, then can comprise inner layer dielectric layer (the inter-layer dielectric of position between the conductor layer (not illustrating) on semiconductor element (regarding pattern 102 as) and its upper strata, ILD) or the position between the conductor layer (not illustrating) on conductive pattern (regarding pattern 102 as) and its upper strata inner metal dielectric layer (inter-metal dielectric, IMD).Since the height of first dielectric layer 104 of the high regional 100a of pattern density can be lower than pattern density the height height of first dielectric layer 104 of regional 100b, if, then very easily form the obstruction of the element internal uniformity so directly carry out flatening process to first dielectric layer 104 this moment.
Then, please refer to Fig. 1 C, form one second dielectric layer 106 on first dielectric layer 104, wherein second dielectric layer 106 has a refractive index for example greater than 1.46, and is preferably between about 1.46～2.5.The material of second dielectric layer 106 for example be rich in Si oxide (siliconrich oxide, SRO), silicon oxynitride (SiON) or silicon nitride (SiN) etc.In addition, the thickness of second dielectric layer 106 can be less than the thickness of first dielectric layer 104, and to save process time and cost, wherein the thickness of second dielectric layer is for example between 500～10000 dusts.
Then, please refer to Fig. 1 D, carry out a chemical mechanical milling tech (chemicalmechanical polishing, CMP), with planarization first dielectric layer 104.Simultaneously, chemical mechanical milling tech can be selected to remove fully second dielectric layer 106 (as shown in this figure) or remove part second dielectric layer 106, and wherein the grinding selectivity ratio of 104 pairs second dielectric layers 106 of first dielectric layer is between 20～500.Owing to have very big grinding selectivity ratio between 104 pairs second dielectric layers 106 of first dielectric layer; so when pattern 102 density variations of substrate 100 surface formation are very big; can because second dielectric layer 106 on the dielectric layer 104 of the low regional 100b of pattern density difficulty grind and remove, make it during cmp, have the effect of protection dielectric layer 104.So, when finishing flatening process, the first dielectric layer 104a that can obtain having an even surface.And, in present embodiment, the thickness of the final dielectric layer of planarization voluntarily (the self-planarization dielectric layer) 104a that forms can be too not thick, so can not cause harmful effect as etch process in the interconnecting process or contact hole technology, even the process window (process window) of broad can further be provided to follow-up.In addition, chemical mechanical milling tech for example comprises and adopts oxidation-containing cerium (cerium oxide, grinding agent CeO2), and still can comprise some silica in this grinding agent.
In sum, characteristics of the present invention are to adopt the sacrifice layer of dielectric layer during as cmp that very big grinding selectivity ratio is arranged with the dielectric layer that need carry out planarization, when so the pattern density difference that forms when substrate surface is big, can because need carry out on the dielectric layer of planarization sacrifice layer difficulty grind and remove, and when finishing flatening process, the dielectric layer that can obtain having an even surface, can possess terminating point function (endpointfunction) voluntarily so need carry out the dielectric layer of planarization, and then increase planarization efficiency (planarization efficiency).Moreover the present invention is because last formation overall dielectric layer thickness is thinner, so can avoid subsequent technique is exerted an adverse impact.
Claims (21)
1. the flattening method voluntarily of a dielectric layer is characterized in that, comprising:
One substrate is provided, and this substrate has different pattern densities, and is formed with one first dielectric layer in this substrate;
On this first dielectric layer, form one second dielectric layer; And
Carry out a chemical mechanical milling tech, with this first dielectric layer of planarization, wherein this first dielectric layer to the grinding selectivity ratio of this second dielectric layer between 20～500.
2. the flattening method voluntarily of dielectric layer as claimed in claim 1 is characterized in that, this second dielectric layer has a refractive index greater than 1.46.
3. the flattening method voluntarily of dielectric layer as claimed in claim 2 is characterized in that, this refractive index of this second dielectric layer is between 1.46～2.5.
4. the flattening method voluntarily of dielectric layer as claimed in claim 1 is characterized in that, the material of this second dielectric layer comprises and is rich in Si oxide.
5. the flattening method voluntarily of dielectric layer as claimed in claim 1 is characterized in that, the material of this second dielectric layer comprises silicon oxynitride.
6. the flattening method voluntarily of dielectric layer as claimed in claim 1 is characterized in that, the material of this second dielectric layer comprises silicon nitride.
7. the flattening method voluntarily of dielectric layer as claimed in claim 1 is characterized in that, the thickness of this second dielectric layer is less than the thickness of this first dielectric layer.
8. the flattening method voluntarily of dielectric layer as claimed in claim 1 is characterized in that, the thickness of this second dielectric layer is between 500～10000 dusts.
9. the flattening method voluntarily of dielectric layer as claimed in claim 1 is characterized in that, this first dielectric layer comprises the high-density plasma oxide layer.
10. the flattening method voluntarily of dielectric layer as claimed in claim 1 is characterized in that, this chemical mechanical milling tech comprises that employing comprises a grinding agent of cerium oxide.
11. the flattening method voluntarily of dielectric layer as claimed in claim 1 is characterized in that, this chemical mechanical milling tech more comprise remove fully this second dielectric layer with remove this second dielectric layer of part one of them.
12. the manufacture method of planarization inner metal dielectric layer voluntarily is characterized in that this method comprises:
One substrate is provided, is formed with most conductive patterns in this substrate;
In this substrate, form an inner metal dielectric layer and cover those conductive patterns;
On this inner metal dielectric layer, form a dielectric layer; And
Carry out a chemical mechanical milling tech with a grinding agent that contains cerium oxide, with this inner metal dielectric layer of planarization, wherein this inner metal dielectric layer to the grinding selectivity ratio of this dielectric layer between 20～500.
13. the manufacture method of the inner metal dielectric layer of planarization voluntarily as claimed in claim 12 is characterized in that, this dielectric layer has a refractive index greater than 1.46.
14. the manufacture method of the inner metal dielectric layer of planarization voluntarily as claimed in claim 13 is characterized in that, this refractive index of this dielectric layer is between 1.46～2.5.
15. the manufacture method of the inner metal dielectric layer of planarization voluntarily as claimed in claim 12 is characterized in that, the material of this dielectric layer comprises and is rich in Si oxide.
16. the manufacture method of the inner metal dielectric layer of planarization voluntarily as claimed in claim 12 is characterized in that the material of this dielectric layer comprises silicon oxynitride.
17. the manufacture method of the inner metal dielectric layer of planarization voluntarily as claimed in claim 12 is characterized in that the material of this dielectric layer comprises silicon nitride.
18. the manufacture method of the inner metal dielectric layer of planarization voluntarily as claimed in claim 12 is characterized in that the thickness of this dielectric layer is less than the thickness of this inner metal dielectric layer.
19. the manufacture method of the inner metal dielectric layer of planarization voluntarily as claimed in claim 12 is characterized in that the thickness of this dielectric layer is between 500～10000 dusts.
20. the manufacture method of the inner metal dielectric layer of planarization voluntarily as claimed in claim 12 is characterized in that this inner metal dielectric layer comprises the high-density plasma oxide layer.
21. the manufacture method of the inner metal dielectric layer of planarization voluntarily as claimed in claim 12 is characterized in that, this chemical mechanical milling tech more comprise remove fully this dielectric layer with remove this dielectric layer of part one of them.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100010974A CN100337315C (en) | 2004-02-03 | 2004-02-03 | Method for self-flatening dielectric layer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100010974A CN100337315C (en) | 2004-02-03 | 2004-02-03 | Method for self-flatening dielectric layer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1652308A true CN1652308A (en) | 2005-08-10 |
| CN100337315C CN100337315C (en) | 2007-09-12 |
Family
ID=34867018
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2004100010974A Expired - Fee Related CN100337315C (en) | 2004-02-03 | 2004-02-03 | Method for self-flatening dielectric layer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100337315C (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7763517B2 (en) | 2007-02-12 | 2010-07-27 | Macronix International Co., Ltd. | Method of forming non-volatile memory cell |
| CN101389189B (en) * | 2007-09-10 | 2010-10-20 | 南亚电路板股份有限公司 | Circuit board producing method |
| CN102412140A (en) * | 2010-09-17 | 2012-04-11 | 台湾积体电路制造股份有限公司 | Non-uniformity reduction in semiconductor planarization |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6028013A (en) * | 1999-05-06 | 2000-02-22 | Vlsi Technology, Inc. | Moisture repellant integrated circuit dielectric material combination |
| US6291030B1 (en) * | 1999-12-21 | 2001-09-18 | Promos Technologies, Inc. | Method for reducing capacitance in metal lines using air gaps |
| KR100340882B1 (en) * | 2000-06-30 | 2002-06-20 | 박종섭 | Method for manufacturing a semiconductor device |
| US20030143849A1 (en) * | 2001-01-16 | 2003-07-31 | Promos Technologies Inc. | Method for avoiding defects produced in the CMP process |
| CN1205665C (en) * | 2001-06-13 | 2005-06-08 | 旺宏电子股份有限公司 | Method for manufacturing inlaid structure |
-
2004
- 2004-02-03 CN CNB2004100010974A patent/CN100337315C/en not_active Expired - Fee Related
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7763517B2 (en) | 2007-02-12 | 2010-07-27 | Macronix International Co., Ltd. | Method of forming non-volatile memory cell |
| CN101389189B (en) * | 2007-09-10 | 2010-10-20 | 南亚电路板股份有限公司 | Circuit board producing method |
| CN102412140A (en) * | 2010-09-17 | 2012-04-11 | 台湾积体电路制造股份有限公司 | Non-uniformity reduction in semiconductor planarization |
| CN102412140B (en) * | 2010-09-17 | 2014-09-17 | 台湾积体电路制造股份有限公司 | Non-uniformity reduction in semiconductor planarization |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100337315C (en) | 2007-09-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2702398B2 (en) | Method for forming a flat surface on a semiconductor structure | |
| US6200897B1 (en) | Method for manufacturing even dielectric layer | |
| US6429134B1 (en) | Method of manufacturing semiconductor device | |
| US6485355B1 (en) | Method to increase removal rate of oxide using fixed-abrasive | |
| KR100211540B1 (en) | Method of forming isolation layer of semiconductor device | |
| US6569769B1 (en) | Slurry-less chemical-mechanical polishing | |
| WO2000002235A1 (en) | Method of planarizing integrated circuits | |
| CN101425477A (en) | Forming method of shallow groove isolation and grinding method of semiconductor structure | |
| KR100564580B1 (en) | Method for planarizing oxide layer and method for manufacturing semiconductor device using the same | |
| JP5069109B2 (en) | Semiconductor device and manufacturing method thereof | |
| CN100337315C (en) | Method for self-flatening dielectric layer | |
| US5973387A (en) | Tapered isolated metal profile to reduce dielectric layer cracking | |
| US6180511B1 (en) | Method for forming intermetal dielectric of semiconductor device | |
| US6723644B2 (en) | Method of fabricating a semiconductor device using two chemical mechanical polishing processes to polish regions having different conductive pattern densities | |
| KR100560307B1 (en) | Fabricating method of semiconductor device | |
| US7208416B2 (en) | Method of treating a structured surface | |
| KR100604412B1 (en) | Method for planing layer for a semiconductor fabrication process | |
| KR0124635B1 (en) | Planerizing method of semiconductor device | |
| KR100478481B1 (en) | Method of semiconductor device | |
| KR20010091086A (en) | Planarizing method for semiconductor device using ceria slurry | |
| US6838371B2 (en) | Method of manufacturing semiconductor device | |
| KR100197662B1 (en) | Method of planarizing insulating film of semiconductor device | |
| KR100710804B1 (en) | Planarizing method of semiconductor device | |
| KR100213213B1 (en) | Planation method by chemical mechanical polishing | |
| KR100261681B1 (en) | Method for smoothing semiconductor device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20070912 Termination date: 20210203 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |