CN1588380A - Non-linear planning layout method based minimum degree of freedom priority principle - Google Patents

Non-linear planning layout method based minimum degree of freedom priority principle Download PDF

Info

Publication number
CN1588380A
CN1588380A CN 200410068848 CN200410068848A CN1588380A CN 1588380 A CN1588380 A CN 1588380A CN 200410068848 CN200410068848 CN 200410068848 CN 200410068848 A CN200410068848 A CN 200410068848A CN 1588380 A CN1588380 A CN 1588380A
Authority
CN
China
Prior art keywords
module
freedom
degree
layout
length
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 200410068848
Other languages
Chinese (zh)
Other versions
CN100347709C (en
Inventor
董社勤
杨中
洪先龙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tsinghua University
Original Assignee
Tsinghua University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tsinghua University filed Critical Tsinghua University
Priority to CNB2004100688484A priority Critical patent/CN100347709C/en
Publication of CN1588380A publication Critical patent/CN1588380A/en
Application granted granted Critical
Publication of CN100347709C publication Critical patent/CN100347709C/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

The present invention is non-linear planning configuration method based on maximum freedom priority principle, and belongs to the field of computer-aided integrated circuit design technology. Specially, the present invention features that the advantages of maximum freedom priority principle and those one the non-linear planning configuration method are combined for simultaneously optimizing in area and line length. The non-linear planning configuration method is first utilized to optimize total line length; and the maximum freedom priority principle is then utilized to optimize the configuration based on the length/width ratio and area utilization rate the user has given. The present invention has fast speed, high area utilization and optimized total line length.

Description

Non-linear planning layout method based on minimum degree of freedom priority principle
Technical field
Non-linear planning layout method based on minimum degree of freedom priority principle belongs to the integrated circuit CAD field, relates in particular to BBL (Building Block Layout) field.
Background technology
Physical Design is a ring main in VLSI (very large scale integrated circuit) (VLSI) design process.Xiang Guan Computer-aided Design Technology is called automatic graph generation therewith.The manufacturing process of integrated circuit enters into sub-micro (VDSM) by present deep-submicron (DSM), the design scale of integrated circuit is also just by ultra-large (VLSI), very extensive (ULSI) develops to G extensive (GSI), and the complicacy of circuit sharply increases the unprecedented attention that makes the reuse technology of hierarchy type circuit design and circuit module be subjected to academic and industrial community.The emerge in multitude of ip module has also proposed unprecedented challenge for IC layout design; The hierarchy type layout-design; the module reuse technology; the extensive application of ip module; SOC (system on a chip) especially digital-to-analogue is mixed the design of SOC (system on a chip); and mimic channel device level Butut problem etc.; these problems can be summed up as the floor planning and the location problem of integrated circuit macroblock, i.e. the Butut problem of Building Block Layout:BBL pattern.
The task of location problem is that to want the exact position of determination module on chip, its target be to guarantee to make that chip area is as far as possible little under the logical prerequisite of cloth.Placement algorithm can be divided into two big classes, random optimization method and Deterministic Methods, and the random optimization method obtains the result by search in the solution space of definition, and speed is slower.Deterministic Methods be more given inspire strategy, go to instruct layout by these strategies, common have a greedy algorithm.
For a long time, people build a wall building the riverbank with the stone with polygon plane, during flooring, always use restricted maximum resource at first, for example at first do from the bight of perform region, at first big or long piece of usable floor area or the like.Principle that Here it is so-called " minimum degree of freedom priority ".What " Jin Jiao, silver-colored limit, the careless belly " in the go said is exactly this principle.Determinacy floor planning and placement algorithm based on this principle aspect the speed then are being the fastest present placement algorithm, and layout result is suitable with artificial layout result, but line length aspect result is poor slightly.
The method of nonlinear programming is commonly used to solve some optimization problems, but often needs problem is similar to, and the effect that is directly used in location problem is also bad.
The present invention has studied nonlinear programming problem and minimum degree of freedom priority principle, and their advantage is combined, and finishes location problem efficiently according to the area utilization that the user is given.
Summary of the invention
The objective of the invention is to be to propose the non-linear planning layout method based on minimum degree of freedom priority principle, it combines the advantage of minimum degree of freedom priority principle and nonlinear programming approach, makes location problem more effective.Minimum degree of freedom priority principle is based on the experience in people's real work life, its main thought is exactly to handle earlier to take the big module of resource, handle then and take the little module of resource, in concrete the placement, adopt the strategy of " golden horn silver AgX limit grass belly ", consider earlier module is placed on the angle, consider then on the limit, in the middle of being only at last.Like this, the order of placement is gradually to the centre from four contentions.The method of nonlinear programming is a kind of Mathematical Method, and it can calculate the placement schemes that approximate model has minimum line length.
Be provided with the location problem of n module: rectangle module collection B={B 1, B 2, B 3..., B nIn parallel being placed in the rectangular coordinate system of each module, the length of each module i and wide (h i, ω i) all provide h wherein iAnd w iBe respectively B iLength and wide.Target is to find a kind of Butut scheme, makes under the prerequisite of all modules under the placement used area and line length minimum.
The invention is characterized in: it contains following steps successively:
(1). computer initialization
Read in the length and width of all modules and the information of line between them;
Given area utilization and the length breadth ratio of input user;
Set following parameters:
The degree of freedom of layout white space:
The degree of freedom in bight is defined as P c f, P c f=1/2,
Degree of freedom on the limit is defined as P s f, P s f=3/4,
Middle degree of freedom is defined as P h f, P h f=1;
The degree of freedom of module is defined as R i f:
R i f={r 1*(1-B i/A a)+r 2*(1-max(w i,h i)/min(W,H))};
Wherein: r 1+ r 2=1,
w i, h iBe respectively the wide and high of module i, B iBe the area of module i,
A aBe the area of placement space, W, H are respectively the wide and high of it;
The interconnection degree of freedom is defined as C i f, i.e. the interconnection degree of freedom of module i,
t i jBe module i and adjacent block j line number,
ω i jBe module i and adjacent block j wire length, estimate with the half cycle regular way;
Initial solution degree of freedom S i f, S i f = | x icur - x iori | 2 + | y icur - y iori | 2
x Icur, y IcurBe respectively the coordinate of the current place of module grid,
x Iori, y IofiBe respectively the coordinate of place grid in the module initial solution;
(2). the use approximate model is asked the initial layout result with minimum line length and is write down final coordinate of each circle, and it contains following steps successively:
(2.1). all rectangular modules are approximated to the equal circle of area with it, and all lines all send from the center of circle, and are not overlapping between each circle;
(2.2). use the length of approximate every the line of secondary line regular way and make total line length objective function W (x, y) minimum:
W ( x , y ) = Σ i = 1 n Σ j = 1 n ω ij · 1 2 [ ( ( x i - x j ) 2 + ( y i - y j ) 2 ]
Constraint condition: g (x, y)=(r i+ r j) 2-[(x i-x j) 2+ (y i-y j) 2]≤0
Wherein: n is a number of modules, (x i, y i) be the coordinate in i the module center of circle,
ω IjBe module i, the line number between j
r i, r jBe respectively module i, the radius of j
(2.3). use the method for penalty function that problem is changed into no constrained objective function P (x, y, c k)
P ( x , y , c k ) = W ( x , y ) + c k Σ i = 1 n Σ j = 1 n Max ( 0 , g ( x , y ) )
C wherein 0=1, c K+1=10c k, k is the iterations counter, from 0 → ∞
(2.4). fix one of them module, use progressively quadratic programming to obtain initial solution with global optimum's line length by the function f mincon among the software package matlab, promptly convergent subsequence (x, y) kThe limit;
(2.5). the layout areas of initial solution is divided into m*m grid, and the grid at each place, the center of circle is write down in m=4~12;
(3). according to user given area utilization and length breadth ratio, calculate the length and width of layout areas, in conjunction with initial solution, use minimum degree of freedom priority principle to carry out layout, it contains successively and has the following steps:
(3.1). establish: the module collection of UBS for not placing,
PBS is the module collection that places,
PL is current placement situation;
(3.2). the module degree of freedom R of all modules by them i fR is found in ordering i fMinimum module attempts earlier placing this module, since 4 angles, has 8 kinds of placement schemes, for each placement schemes, after placing first module, adopts known greedy algorithm to place for the residue module;
(3.3). the described 8 kinds of schemes of calculation procedure (3.2) are calculated as follows total degree of freedom F separately k, totally 8 values:
F k = αP + β R k f + γ C k F + λ S k f
P is a layout white space degree of freedom
(3.4). choose wherein F kMinimum placement schemes is as the placement schemes of the module of above-mentioned first placement;
(3.5). above-mentioned first module that has placed is removed from UBS, put into PBS;
(3.6). repeating step (3.2)~(3.6) are till the UBS sky;
(4). use the method for known simulated annealing to adjust layout, optimize total line length.
(5). with figure and two kinds of form output of file final layout result.
Non-linear planning layout algorithm based on minimum degree of freedom priority principle of the present invention has following advantage:
[1] uses minimum degree of freedom priority principle to finish layout, absorb the feature of the initial solution that the Mathematical Method of nonlinear programming obtains simultaneously, optimize area and line length simultaneously for given layout areas;
[2] algorithm has fast speeds, higher area utilization;
[3] have industrial application value, can be used for the integrated circuit (IC) design process: the location problem in module level floor planning/layout.
Experimental result is as follows:
The explanation of table one MCNC standard test circuit parameter
Circuit name Number of modules Line screen The module total area (mm2)
????Apte ????9 ????97 46.561628
????Xerox ????10 ????203 19.350296
????Hp ????11 ????83 8.830584
????Ami33 ????33 ????123 1.156449
????Ami49 ????49 ????408 35.445424
????Playout.xlii ????62 ????2056 88.177016
Table two experimental result
??Apte(mm) ?Xerox(mm) ??Hp(mm) ??Ami33 ??Ami49 ??Playout
Area utilization (%) ??96.56 ?93.47 ??92.22 ??93.91 ??94.96 ??96.69
Total line length (mm) ??102.83 ?521.30 ??118.05 ??45.30 ??1021.23 ??6523.65
Time (s) ??0.08 ?0.40 ??0.10 ??6.42 ??53.07 ??63.43
The hardware that the present invention uses is one and has disposed the CPU of P4 1.8G and the PC of 256 MB of memory; Use RedhatLinux7.2 operating system.
Description of drawings
Fig. 1. the program structure flow chartr of planing method of the present invention.
Fig. 2. use nonlinear programming approach to obtain the initial solution of example playout.
Fig. 3. 8 position candidate during first module placement.
Fig. 4. the initial solution degree of freedom of computing module.
Fig. 5. the position candidate when placing second module.
Fig. 6. the final layout result of example playout.
Embodiment
(1). read in all modules and link information between them, carry out initial work, memory module length and width and the information of line between them
(2). the use approximate model is asked the initial layout result with minimum line length and is write down final coordinate of each circle: all rectangular modules are approximated to the equal circle of area with it, think that all lines all send from the center of circle, can not be overlapping between the circle, use the length of approximate every the line of secondary line regular way, target is to make total wire length minimum.Formalized description is as follows:
W ( x , y ) = Σ i = 1 n Σ j = 1 n ω ij · 1 2 [ ( ( x i - x j ) 2 + ( y i - y j ) 2 ]
Constraint condition:
g(x,y)=(r i+r j) 2-[(x i-x j) 2+(y i-y j) 2]≤0
Wherein:
W is total line length objective function
N is a number of modules
(x i, y i) be the coordinate in i the module center of circle
W IjBe module i, the line number between j
r iRadius for module i
Use the method (Penalty Function Method) of penalty function that problem is changed into no constrained objective function
P ( x , y , c k ) = W ( x , y ) + c k Σ i = 1 n Σ j = 1 n Max ( 0 , g ( x , y ) )
C wherein 0=1, c K+1=10c k
In order to make P (x, y, c k) obtain the overall situation and separate most, need fix some modules, establishing wherein has 1 module to fix.At this moment for each c k, P (x, y, c k) the matrix of coefficients of first order derivative be diagonal dominance battle array (diagonally dominant matrix), also be positive definite matrix (positively definite matrix), i.e. P (x, y, c k) at each c kThe place all exists and separates most, then just can obtain convergent subsequence (x, y) k, limit of a sequence is exactly separating most of problem.Concrete solution is many, as Newton method (Newton Method), and quasi-Newton method (Quasi-Newton Method), method of conjugate gradient (FR), progressively quadratic programming (SQP) uses progressively quadratic programming (SQP) in this method.
The layout areas of initial solution is divided into the m*m grid, writes down the grid at each place, the center of circle.
(3). in conjunction with initial solution, use minimum degree of freedom priority principle to carry out layout: minimum degree of freedom priority (LFF) principle is based on the experience of people's daily life and production, think and in layout, should handle the most difficult placement earlier, just take the maximum module of resource, the back is placed and is taken the few module of resource.Algorithm has further developed this thought, and degree of freedom is quantized.Be the definition and the quantitative formula of each degree of freedom below:
Layout white space degree of freedom: the degree of freedom of the white space of placement.Be placed on the angle, can only move to both direction; Be placed on the limit, then have three directions to move; In the middle of only being placed on, just can move up and down.Therefore, the degree of freedom in definition bight is minimum, is P c f=2/4=1/2; Secondly, be P on the limit s f=3/4; The centre then is P h f=4/4=1
The module degree of freedom: size and shape by module are determined, suppose B iBe the area of module i, w iBe the wide of it, h iBe its height, A aBe the area of placement space, W is the wide of it, and H is its height.Then the degree of freedom of this module can be defined as:
R i f={r 1*(1-B i/A a)+r 2*(1-max(w i,h i)/min(W,H))};
Wherein: r 1+ r 2=1.
Interconnection degree of freedom: be used for reflecting the line relation between the module.Suppose module B iBe the module that will place, the interconnection degree of freedom be exactly its on the position that will place with the line of adjacent block and, the degree of freedom between this module just can be defined as so:
ω wherein IjBe module i and adjacent block j wire length, estimate t with the half cycle regular way IjBe module i and adjacent block j line number
The initial solution degree of freedom: it is poor to be used for the relative position of current placement of representation module and initial solution:
S i f=|x icur-x iori| 2+|y icur-y iori| 2
Wherein, x Icur, y IcurBe the coordinate of the current place of module grid, x Iori, y IoriIt is the coordinate of place grid in the module initial solution
Be detailed flow process below:
UBS: the module collection of Fang Zhiing not
PBS: the module collection that has placed
PL: current placement situation
(3.1). modules all among the UBS is attempted putting into successively each angle of layout areas, and whether detection has with current placement and conflicts, if not conflict (just do not overlap with existing the placement, also do not exceed the border of layout areas) just counts in the legal placement schemes
(3.2). the pseudo-placement down worked as front module, is labeled as dummy node, for remaining module, places them with greedy algorithm, till can't putting down new module.
(3.3). calculate current degree of freedom:
F k = αP + β R k f + γ C k f + λ S k f
Wherein: α, beta, gamma, λ are the weight coefficient of each degree of freedom
(3.4). upgrade PL, among the placement schemes adding PBS that has minimum degree of freedom, among UBS, remove this module.
(3.5). repeat (3.1)~(3.4) till the UBS sky.
(4). use the method for simulated annealing to adjust final layout: the upset that module that will cloth is good is not stopped in level and vertical direction, improve the line length of layout.
(5). two kinds of form output of figure and file result.
Location problem is exactly to finish the placement problem of module according to user given area length breadth ratio and area utilization, and satisfy other constraint, layout wire length etc. for example, the FB(flow block) of this layout method such as Fig. 1, below we illustrate method of the present invention with the put procedure of MCNC standard instance playout in conjunction with Fig. 1.It has the following steps successively:
Concrete implementation step is as follows:
(1) reads input file, the length and width of logging modle and the link information of intermodule.Program at first is the circuit description document of reading in example playout: playout.yal, extract module wherein size and between the line relation information and store in the related data structure
(2) model according to step (2) uses the method for nonlinear programming to obtain having the initial solution of optimum line length, each module is approximated to and the equal-sized circle of its area, the multiterminal gauze of intermodule is splitted into 2 end line nets, with the length of every line of secondary line regular way estimation, point-to-point transmission wire length secondary line regular way estimation formulas is as follows:
W = ( x i - x j ) 2 + ( y i - y j ) 2 - - - ( 8 )
(x wherein i, y i) (x j, y j) be the coordinate of two end points of gauze
Find the solution the initial solution problem with minimum overall line length and just change into a nonlinear programming problem, target is institute's wired network length summation, sees formula (1), and constraint is that any two circles are not overlapping, sees formula (2).Convert it into and do not have the constraint nonlinear programming problem, see formula (3), using progressively, quadratic programming solves the initial solution with optimum overall line length, this step can use mathematical tool matlab to realize, function f mincon wherein can use progressively that quadratic programming solves the initial solution with global optimum's line length.The coordinate of the initial solution directly module coordinate in the scheme of final layout is associated, so must connect the contact of setting up between them with a kind of relative coordinate, layout areas is divided into m*m grid, the mesh coordinate at each place, the module center of circle is noted, and the suggestion span that obtains m from experimental data is 4~12.At this example of playout initial solution is divided into the zone of 4*4, writes down the zone at the place, the center of circle of each module, as shown in Figure 2, wherein the initial solution coordinate of No. 29 modules in the upper left corner is (1,1)
(3) according to user given area utilization and length breadth ratio, calculate the length and width of layout areas, for example the user wishes to obtain 95.7% area utilization and the length breadth ratio of layout areas is 1.5: 1, and the area of all modules is 88.177016mm among the example playout 2, then the area of layout areas should be 88.177016/0.957=92.151366, and the length of all layouts should be: 11.757mm, wide should be: 7.838mm.
Then with the module degree of freedom ordering of module according to them, can calculate the module degree of freedom minimum of module 29 according to formula (4), attempt earlier placing it, because the spatial degrees of freedom minimum at angle, module 29 is attempted since 4 angles, consider that module can horizontal and vertically place, it has 8 kinds of placement schemes, sees Fig. 3, for each placement schemes, after placing first module, all adopt greedy algorithm to place for remaining module.
Use formula (5), (6) calculate the interconnection degree of freedom and the initial solution degree of freedom of current placement schemes.For first module that will place, wherein for there not being module, all interconnection degree of freedom are 0, for the module of back, use half cycle regular way (frame residence half of minimum rectangle girth) to calculate the module around front module.Wherein the computation process at Fig. 4 initial solution degree of freedom is as follows: module 29 initial place grids are (1,1), and current place grid is (2,4), and according to formula (6), its initial solution degree of freedom is: | (2-1) | 2+ | (4-1) | 2=10.
Use formula (7) to calculate total degree of freedom F at last i, for module 29 8 F are just arranged like this iValue, example playout one has 62 modules, a total 62*8 candidate scheme and a F iValue is chosen wherein F iMinimum placement schemes.
Module 29 can occupy angle 1 after placing and finishing, and bears 6 two the new angles in angle 5 and angle simultaneously.New angle and the angle that is not occupied all are the position candidate of remaining module, suppose that module 55 is the modules that next will place, then it has ten candidate schemes, see Fig. 5, with module deletion from the placement module tabulation of having put well, place all modules that finish according to the sequential loop of (3.1)~(3.4).
(4) will place the module that finishes and use the method for simulated annealing to carry out level and vertical upset, if after finding certain module level or flip vertical, total line length descends, then with this module upset.The process that the repetition that does not stop is such is till total line length of layout no longer descends.The total line length that can further optimize distribution like this.
(5) two kinds of form output of graphic file final layout result.

Claims (1)

1. based on the non-linear planning layout method of minimum degree of freedom priority principle, it is characterized in that it contains following steps successively:
(1). computer initialization
Read in the length and width of all modules and the information of line between them;
Given area utilization and the length breadth ratio of input user;
Set following parameters:
The degree of freedom of layout white space:
The degree of freedom in bight is defined as P c f, P c f=1/2
Degree of freedom on the limit is defined as P s f, P s f=3/4
Middle degree of freedom is defined as P h f, P h f=1
The degree of freedom of module is defined as R i f:
R i f={r 1*(1-B i/A a)+r 2*(1-max(w i,h i)/min(W,H))};
Wherein: r 1+ r 2=1,
w i, h iBe respectively the wide and high of module i, B iBe the area of module i,
A aBe the area of placement space, W, H are respectively the wide and high of it;
The interconnection degree of freedom is defined as C i f, i.e. the interconnection degree of freedom of module i,
Figure A2004100688480002C4
t IjBe module i and adjacent block j line number,
ω IjBe module i and adjacent block j wire length, estimate with the half cycle regular way;
Initial solution degree of freedom S i f, S i f = | x icur - x iori | 2 + | y icur - y iori | 2
x Icur, y IcurBe respectively the coordinate of the current place of module grid,
x Iori, y IoriBe respectively the coordinate of place grid in the module initial solution;
(2). the use approximate model is asked the initial layout result with minimum line length and is write down final coordinate of each circle, and it contains following steps successively:
(2.1). all rectangular modules are approximated to the equal circle of area with it, and all lines all send from the center of circle, and are not overlapping between each circle;
(2.2). use the length of approximate every the line of secondary line regular way and make total line length objective function W (x, y) minimum:
W ( x , y ) = Σ i = 1 n Σ j = 1 n ω ij · 1 2 [ ( ( x i - x j ) 2 + ( y i - y j ) 2 ) ]
Constraint condition: g (x, y)=(r i+ r j) 2-[(x i-x j) 2+ (y i-y j) 2]≤0
Wherein: n is a number of modules, (x i, y i) be the coordinate in i the module center of circle,
ω I, jBe module i, the line number between j
r i, r jBe respectively module i, the radius of j
(2.3). use the method for penalty function that problem is changed into no constrained objective function P (x, y, c k)
P ( x , y , c k ) = W ( x , y ) + c k Σ i = 1 n Σ j = 1 n Max ( 0 , g ( x , y ) )
C wherein 0=1, c K+1=10c k, k is the iterations counter, from 0 → ∞
(2.4). fix one of them module, use progressively quadratic programming to obtain initial solution with global optimum's line length by the function f mincon among the software package matlab, promptly convergent subsequence (x, y) kThe limit;
(2.5). the layout areas of initial solution is divided into m*m grid, and the grid at each place, the center of circle is write down in m=4 ~ 12;
(3). according to user given area utilization and length breadth ratio, calculate the length and width of layout areas, in conjunction with initial solution, use minimum degree of freedom priority principle to carry out layout, it contains successively and has the following steps:
(3.1). establish: the module collection of UBS for not placing,
PBS is the module collection that places,
PL is current placement situation;
(3.2). the module degree of freedom R of all modules by them i fR is found in ordering i fMinimum module attempts earlier placing this module, since 4 angles, has 8 kinds of placement schemes, for each placement schemes, after placing first module, adopts known greedy algorithm to place for the residue module;
(3.3). the described 8 kinds of schemes of calculation procedure (3.2) are calculated as follows total degree of freedom F separately k, totally 8 values:
F k=αP+βR kf+γC k f+λS k f
P is a layout white space degree of freedom
(3.4). choose wherein F kMinimum placement schemes is as the placement schemes of the module of above-mentioned first placement;
(3.5). above-mentioned first module that has placed is removed from UBS, put into PBS;
(3.6). repeating step (3.2)~(3.6) are till the UBS sky;
(4). use the method for known simulated annealing to adjust layout, optimize total line length.
(5). with figure and two kinds of form output of file final layout result.
CNB2004100688484A 2004-07-09 2004-07-09 Non-linear planning layout method based minimum degree of freedom priority principle Expired - Fee Related CN100347709C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2004100688484A CN100347709C (en) 2004-07-09 2004-07-09 Non-linear planning layout method based minimum degree of freedom priority principle

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2004100688484A CN100347709C (en) 2004-07-09 2004-07-09 Non-linear planning layout method based minimum degree of freedom priority principle

Publications (2)

Publication Number Publication Date
CN1588380A true CN1588380A (en) 2005-03-02
CN100347709C CN100347709C (en) 2007-11-07

Family

ID=34604180

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2004100688484A Expired - Fee Related CN100347709C (en) 2004-07-09 2004-07-09 Non-linear planning layout method based minimum degree of freedom priority principle

Country Status (1)

Country Link
CN (1) CN100347709C (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100397402C (en) * 2005-03-30 2008-06-25 中国人民解放军国防科学技术大学 Pseudo ring-free aperture passing method
CN1996318B (en) * 2006-01-03 2010-09-08 联发科技股份有限公司 Macro placement method for semiconductor chip, and multi-size mixed placement design method
CN101339571B (en) * 2007-11-01 2011-04-06 复旦大学 VLSI layout planning centralized constrain implementing method
CN102289203A (en) * 2011-04-26 2011-12-21 北京航空航天大学 Novel hybrid optimization method for optimizing control over aeroengine performance
CN103473402A (en) * 2013-08-30 2013-12-25 清华大学 Space management data generation method oriented to integrated circuit interconnection capacitance parameter extraction
CN107563095A (en) * 2017-09-22 2018-01-09 中国矿业大学(北京) A kind of non-linear layout method of large scale integrated circuit
CN113268946A (en) * 2021-06-09 2021-08-17 广东工业大学 Chip layout method based on minimum connection sum

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6446246B1 (en) * 1999-12-28 2002-09-03 Intel Corporation Method and apparatus for detail routing using obstacle carving around terminals
US6581202B1 (en) * 2000-11-10 2003-06-17 Viasystems Group, Inc. System and method for monitoring and improving dimensional stability and registration accuracy of multi-layer PCB manufacture

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100397402C (en) * 2005-03-30 2008-06-25 中国人民解放军国防科学技术大学 Pseudo ring-free aperture passing method
CN1996318B (en) * 2006-01-03 2010-09-08 联发科技股份有限公司 Macro placement method for semiconductor chip, and multi-size mixed placement design method
US8661388B2 (en) 2006-01-03 2014-02-25 Mediatek Inc. Method of packing-based macro placement and semiconductor chip using the same
CN101339571B (en) * 2007-11-01 2011-04-06 复旦大学 VLSI layout planning centralized constrain implementing method
CN102289203A (en) * 2011-04-26 2011-12-21 北京航空航天大学 Novel hybrid optimization method for optimizing control over aeroengine performance
CN103473402A (en) * 2013-08-30 2013-12-25 清华大学 Space management data generation method oriented to integrated circuit interconnection capacitance parameter extraction
CN103473402B (en) * 2013-08-30 2016-08-10 清华大学 Space management data creation method towards integrated circuit interconnection Capacitance extraction
CN107563095A (en) * 2017-09-22 2018-01-09 中国矿业大学(北京) A kind of non-linear layout method of large scale integrated circuit
CN113268946A (en) * 2021-06-09 2021-08-17 广东工业大学 Chip layout method based on minimum connection sum
CN113268946B (en) * 2021-06-09 2021-10-15 广东工业大学 Chip layout method based on minimum connection sum

Also Published As

Publication number Publication date
CN100347709C (en) 2007-11-07

Similar Documents

Publication Publication Date Title
CN101044508A (en) Cache efficient rasterization of graphics data
CN1834969A (en) System for designing integrated circuits with enhanced manufacturability
CN1779686A (en) Techniqes for making sure of buffer insertion
CN100347709C (en) Non-linear planning layout method based minimum degree of freedom priority principle
CN1851693A (en) Method for realizing system resources management
CN101063808A (en) Method of forming a mask layout and layout formed by the same
CN1723416A (en) Picture dimension correcting unit and method, photomask and test photomask
CN100351841C (en) Semiconductor IC with inclined wiring and its wiring method and wiring diagram designing program
CN1201376C (en) Manufacturing method for semiconductor device
CN1794459A (en) Cell, standard cell, standard cell library, a placement method using standard cell, and a semiconductor integrated circuit
CN1784683A (en) Method and program for identifying multimedia data
CN101046857A (en) Setting method for grade system and its system
CN1311390C (en) Method for converting 3-dimensional shape data into cell inner data and conversion program
CN1187697C (en) Computer-aided technique planning method for silicon micro-component
CN1662911A (en) Method for modifying design data for the production of a component and corresponding units
CN101046798A (en) Graph wrap method of type-setting domain
CN1272736C (en) Integrated circuit module level distributing method based on module deformation and probability local search
Kahng et al. Multi-project reticle floorplanning and wafer dicing
Fathy et al. Cellular automata for efficient daylighting performance: optimized façade treatment
CN1300731C (en) Semiconductor integrated circuit design method having accurate capacity axtracting
CN1760879A (en) Programmable method for automatic generating kernel domain
CN1423191A (en) Sub-minimum tree structure for providing optimized network configuration, its searching and generating method
CN1643526A (en) Boundary data inside/outside judgment method and program thereof
CN1949273A (en) Method and system of drawing lawn in 3D game
CN1271786C (en) Programmable logic device structure modeling method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20071107

Termination date: 20120709