CN1558353A - Configurable analog unit structure - Google Patents

Configurable analog unit structure Download PDF

Info

Publication number
CN1558353A
CN1558353A CNA200410016238XA CN200410016238A CN1558353A CN 1558353 A CN1558353 A CN 1558353A CN A200410016238X A CNA200410016238X A CN A200410016238XA CN 200410016238 A CN200410016238 A CN 200410016238A CN 1558353 A CN1558353 A CN 1558353A
Authority
CN
China
Prior art keywords
psb
afg
analog
psca
capacitor array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA200410016238XA
Other languages
Chinese (zh)
Other versions
CN100383795C (en
Inventor
童家榕
曾璇
侯慧
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fudan University
Original Assignee
Fudan University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fudan University filed Critical Fudan University
Priority to CNB200410016238XA priority Critical patent/CN100383795C/en
Publication of CN1558353A publication Critical patent/CN1558353A/en
Application granted granted Critical
Publication of CN100383795C publication Critical patent/CN100383795C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Abstract

The new configurable analog unit (CAU) structure consists of programmable shared capacitor array, analog function generator, high speed ADC/DAC and direction selector connected via circuits. The CAU in the said structure can realize most linear and non-linear functions, such as gain amplification, integration, filtering, etc. The present invention has the advantages of multiple functions, high flexibility and small chip area, and may be used in the design of FPAA and FPMA.

Description

Configurable analog unit structure
Technical field
The invention belongs to electronic circuit design field, be specifically related to a kind of configurable analog unit structure, this structure can be used in the design of FPAA and FPMA.
Background technology
On-site programmable gate array FPGA (Field Programmable Gate Array) is a kind of digital programmable logical device that is widely used now, and the user can realize different logical circuits by write " programming data " in device.This field-programmable characteristic can reduce the cost of development of electronic system, shortens Time To Market, reduces the system maintenance upgrade cost.In various dual-use electronic products, have widely and use.
And in real system, all existing analog quantity, these analog quantitys need could be handled with analog device.As to signals such as pressure, flow and heats, all to amplify, pre-service such as filtering and A/D conversion with simulation system, just can carry out digital processing then, and the result of digital processing often also need to convert to analog quantity as with the interface in the external world; In addition, the processing of directly carrying out simulating signal with various mimic channel in some frequency applications is best or even unique selection, so produced simulation programmable array FPAA (Field Programmable Analog Array), this is a kind of and the similar solution of FPGA.The deviser can realize the simulation system of difference in functionality by programming.Though FPAA at aspects such as design, technological requirements than the FPGA complexity many, cost is also higher, but because it can realize the advantage of simulation system by programming, still be subjected to people's great attention, many companies have also released relevant achievement in research and product with research institution.FPAA can be used for the design verification of electronic system exploitation, also can be used for the finished product production of electronic product, has boundless application prospect.
Most system all is the analog/digital hybrid system.In research, have advanced field-programmable digital-to-analogue mixing array FPMA (Field Programmable Digital-Analog Mixed Array field-programmable digital-to-analogue mixing array) and be a kind of the programming and realize not only having analog functuion but also the device of digital function being arranged of mixed analog digital system by monolithic.It is with better function, applicable surface is wider.Utilize FPMA under the constant condition of hardware circuit, dynamically to realize the application system of multiple function; Under the situation that does not change hardware circuit, can make amendment to the performance of system, help upgrading is designed and developed, upgraded to product fast; Because analog functuion also can realize by programming, thereby can realize truly " virtual unit ".
Configurable analog unit is the nucleus module of FPAA and FPMA simulation part, and it realizes the ability of analog functuion (or function), the quality of performance, will directly have influence on the overall performance of analog array.The programmable analog unit can be divided into continuously and discrete two kinds of mode of operations by the mode of operation branch.Circuit under the continuous mode can obtain higher frequency response, but since will be in chip element such as integrated resistor, electric capacity, the chip area that takies is bigger, can't realize programmable analog cellular construction flexibly.Under the common process condition, the precision of the element height that is not easy to do, when the higher element of precision prescribed, needing increases extra technology, has improved cost.Resistance can cause the loss of signal in addition, makes the precision of system lower, power consumption is bigger.The characteristics of discrete mode of operation are that circuit does not have specific (special) requirements to technology, can realize under the standard CMOS process condition, but need this moment clock to drive.Because be subjected to the restriction of technology and designing technique, clock speed can not be done very highly.The programmable analog unit by they based on technology can be divided into again based on switching current, based on switching capacity and several based on capacitance-resistance structure etc., they respectively belong to discrete or continuous operation mode.Designing one obtains the configurable analog unit of optimization, balance and has important effect for the function of FPAA and FPMA, circuit performance, hardware utilization ratio etc. on function, area, precision, power consumption, cost.
Summary of the invention
The objective of the invention is to design a kind of configurable analog unit of optimizing balance that reaches at aspects such as function, hardware area, precision, power consumptions, so that can better be applied to FPAA chip and FPMA etc.
The configurable analog unit CAU (Configurable analog unit) that the present invention proposes, connect to form through circuit by programming sharable capacitor array PSCA (Programming-shareable capacitor array), analogue function generator AFG (Analogfunction generator), high speed analog-digital conversion/digital to analog converter ADC/DAC and several parts of direction selector DS (Directionselector), see Fig. 1.Wherein, the sharable capacitor array PSCA (seeing shown in Figure 3) that programmes links to each other with analogue function generator AFG: be Resources allocation on the one hand, electric capacity among the PSCA can be shared by the programmable switch piece PSB among the AFG, this PSB realizes multiple equivalence element with capacitor array, be by definite capacity of programming on the other hand, thereby determine the parameter of an application system that has disposed.Analogue function generator AFG is the core of CAU, it satisfies topological structure that basic function requires as shown in Figure 4, it is made up of 3 PSB and an amplifier, 4 analog input end A, B, C, D are arranged, an analog output F, PSB wherein can be programmed to both can be subjected to two clocks that overlap mutually to control mutually, are programmed for a common MOS switch again, its 3 K switch 1, K2, the K3 composition of contacting can be realized 32 kinds of different conditions; D and D/A converter ADC/DAC adopts the mode that decomposes in each analogue unit; Direction selector DS is connected between function generator AFG and the D and D/A converter ADC/DAC.
Description of drawings
Fig. 1 is the general structure of configurable analog unit.
Fig. 2 is a configurable analog unit basic structure.
Fig. 3 is the sharable capacitor array of programming.
Fig. 4 is the analogue function generator topological structure.
Fig. 5 (a) and Fig. 5 (b) are respectively the topological structure of programmable switch piece and the two-terminal element of equivalence thereof.
Fig. 6 (b) and Fig. 6 (a) are respectively gain amplifier and the configuration status figure thereof that has self-correcting capability.
Fig. 7 (b) and Fig. 7 (a) are respectively second-order bandpass filter and configuration status figure thereof.
Fig. 8 (a) and Fig. 8 (b) are respectively the configuration and the configuration status figure thereof of voltage controlled oscillator.
Embodiment
Further specify the present invention below by example and accompanying drawing.
Among the present invention, the sharable capacitor array PSCA (see figure 3) of programming links to each other with AFG, it has two effects: at first be Resources allocation, the high performance programmable switch piece of the element PSB that electric capacity among the PSCA can be simulated among the function generator AFG shares, and this PSB (Programmable switch block) realizes the element of multiple equivalence with capacitor array; Next is by definite capacity of programming, thereby determines the parameter of an application system that has disposed.The present invention has considered the restriction of area, the influence of substrate coupling, the utilization factor of electric capacity etc. when proposing the sharable capacitor array PSCA of this programming, make a choice on the size to scale, programming structure and the specific capacitance amount of programmable capacitor array, preferred each PSCA is 12 electric capacity, wherein capacity is that the electric capacity of 1C, 2C, 4C, 8C is 3, the program bit of distribution and control capacitance amount has 24, can make these electric capacity shared for 3 PSB of AFG by programming.Electric capacity is the process structure of two-layer polycrystalline.In order to reduce interference, to improve performance, polycrystalline electric capacity is isolated with the n trap.This PSCA structure has improved the utilization factor of electric capacity resource.
Among the present invention, analogue function generator AFG (see figure 4) is the core of CAU, structurally generally requires its expense with less chip area, realizes analog functuion as much as possible.Because any one linear time invariant system can be made up of gain amplification, summation operation and the several basic functions of integration.Based on this principle, construct a kind of AFG topological structure that basic function requires that satisfies.It is made up of 3 PSB and 1 amplifier, and 4 analog input end A, B, C, D are arranged, an analog output F.Wherein the PSB (see figure 5) is the core of realizing the analog programming function, the clock that it can be programmed to do not overlapped by two-phase is controlled mutually, be programmed for a common MOS switch again, the series combination of its 3 K switch 1, K2, K3 can realize 32 kinds of different states.By realizing various combination to clock, on off state, (convenient with the electric capacity that is connected for drawing, the variable capacitance that PSB among the figure connects is actually the programmable capacitor array) produce elements such as equivalent resistance, electric capacity, controlled signal source together, and be programmed for various annexations.In order to reduce interference, the switch of the PSB form of pmos and nmos complementation.These elements and amplifier link together configurable generation such as various basic mimic channels such as gain amplification, integration, summations.In order to reduce various interference, imbalance, satisfy the requirement of VLSI technology, the analogue function generator AFG among the CAU adopts full symmetrical configuration, so CAU is made up of 6 PSB and 1 amplifier parts, among the corresponding CAU 2 PSCA are just arranged also, the PSCA of symmetry is by identical program bit control.The program bit of PSB has 15 among the control AFG, and the PSB of per two symmetries is controlled by 5 program bit.In addition, in the final basic CAU that determines, have 5 pairs of input ends (A, A ')~(E, E '), pair of output (F, F ') is seen Fig. 2.Wherein (E, E ') is logic input terminal, can control the duty of a pair of PSB by this input end.All the other 4 pairs is analog input end.
Except realizing processing to simulating signal, also require this structure can provide and the digital display circuit excellent interface, realize more complicated commingled system with digital display circuit.The simulating signal that produces in analog array like this can be input to digital array by this interface, otherwise the digital signal in the digital array can be input to analog array by this interface.Among the present invention, in order to improve the dirigibility of interface, analog to digital conversion interface (or data transformation interface) adopts and decomposes the mode of going in each analogue unit, is exactly the D and D/A converter ADC/DAC among the CAU.For the utilization factor that improves CAU and its dirigibility, the ADC/DAC of employing also can realize the function of high-speed comparator except that A/D interface is provided, can be with the stronger circuit of AFG composition function, and as the ADC/DAC of pipeline organization, voltage controlled oscillator VCO etc.Not only the function of CAU is further strengthened, and the data-interface function is also more flexible simultaneously, makes numeral not need special-purpose data conversion module in two arrays with simulating, and makes the FPMA structure more general.
Among the present invention, direction selector DS contiguous function generator AFG and D and D/A converter ADC/DAC, it be used for selecting flowing into or the signal flow that flows out modulus/digital-to-analogue part to.Because increase the DS module, CAU can also be divided into AFG and two independent structures of ADC, and the configuration feature of CAU and utilization factor are improved.
Basic CAU can face such problem often in the process of actual disposition circuit: promptly to some circuit that will realize, do not need to expend the expense of whole 3 PSB when realizing analog functuion with CAU.And to some circuit, when realizing with CAU, though only need an amplifier, the quantity of PSB is not enough.At this moment in order to use PSB often will take another CAU.This will cause the reduction of chip area utilization factor.So this structure has also added the sharable function of PSB when carrying out circuit design, make a CAU can share the PSB among the adjacent C AU, sees Fig. 2, MUX1 and MUX2 have constituted the sharable selection path of PSB, make a CAU can use 5 PSB at most like this.The utilization factor of CAU is improved.Also strengthened simultaneously the dirigibility that realizes an analog function.
The CAU of the present invention design can also realize the nonlinear functions that ADC, DAC, VCO etc. are complicated except basic linear function such as can realize gaining amplification, integration, filtering etc.
For the performance of verifying basic CAU and the fulfillment capability of mimic channel, we are to realize that a gain amplifier that has self-correcting capability is an example, for the convenience of problem analysis, establish existing electric capacity among each PSB (capacitance is by the state decision of capacitor array point able to programme).The gain amplifier circuit that obtains by configuration as shown in Figure 7.This amplifier is operated in discrete domain.
In order to illustrate that CAU shares the ability of PSB, dispose with two CAU a second-order bandpass filter circuit, configuration circuit as shown in Figure 8.When realizing with the basic CAU that does not have a sharing functionality, it is unnecessary that the PSB among CAU has, and the PSB of another CAU is not enough, must take a CAU again and could realize a filter circuit.And when employing can be shared the CAU structure of PSB, only just can with two CAU.In Fig. 8, the PSB among the last CAU is taken by following CAU, and PSB uses fully, and the area utilization of CAU is improved.
Owing to added modulus/digital-to-analogue function, made and can realize more ADC[Abo99 such as pipeline organization], the modulus hybrid circuit of complexity such as voltage controlled oscillator VCO has also obtained reinforcement to the interface capability of digital signal.In order to illustrate that CAU realizes the ability of complicated analog functuion, disposed a voltage-controlled oscillator VCO circuit, as Fig. 8.Other circuit also can similarly draw.

Claims (4)

1, a kind of configurable analog unit structure is characterized in that: connected to form through circuit by programming sharable capacitor array PSCA, analogue function generator AFG, high speed analog-digital conversion/digital to analog converter ADC/DAC and direction selector DS; The sharable capacitor array PSCA that programmes links to each other with analogue function generator AFG: be Resources allocation on the one hand, electric capacity among the PSCA can be shared by the programmable switch piece PSB among the AFG, this PSB realizes multiple equivalence element with capacitor array, be by definite capacity of programming on the other hand, thereby determine the parameter of an application system that has disposed; Its topological structure that satisfies the basic function requirement of analogue function generator AFG is made up of 3 PSB and an amplifier, 4 analog input end A, B, C, D are arranged, an analog output F, PSB wherein can be programmed to both can be subjected to two clocks that overlap mutually to control mutually, be programmed for a common MOS switch again, its 3 K switch 1, K2, the K3 composition of contacting can be realized 32 kinds of different conditions; D and D/A converter ADC/DAC adopts the mode that decomposes in each analogue unit; Direction selector DS contiguous function generator AFG and D and D/A converter ADC/DAC.
2, configurable analog unit structure according to claim 1, it is characterized in that each capacitor array PSCA is 12 electric capacity, wherein, capacity is that the electric capacity of 1C, 2C, 4C, 8C is 3, the program bit of distribution and control capacitance amount is 24, by programming 3 programmable switch piece PSB of these electric capacity SCMD number generators AFG is shared.
3, configurable analog unit structure according to claim 1, it is characterized in that analogue function generator AFG adopts full symmetrical configuration, it is made up of 6 PBS and an amplifier, correspondingly capacitor array PSCA also is 2, the PSCA of symmetry is by identical program bit control, the program bit of PSB has 15 among the control AFG, and the PSB of per two symmetries is controlled by 5 program bit.
4, configurable analog unit structure according to claim 1 is characterized in that also adding the sharing functionality of programmable switch piece PSB, makes a configurable analog unit can share the PSB in the adjacent configurable analog unit.
CNB200410016238XA 2004-02-11 2004-02-11 Configurable analog unit structure Expired - Fee Related CN100383795C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB200410016238XA CN100383795C (en) 2004-02-11 2004-02-11 Configurable analog unit structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB200410016238XA CN100383795C (en) 2004-02-11 2004-02-11 Configurable analog unit structure

Publications (2)

Publication Number Publication Date
CN1558353A true CN1558353A (en) 2004-12-29
CN100383795C CN100383795C (en) 2008-04-23

Family

ID=34351766

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB200410016238XA Expired - Fee Related CN100383795C (en) 2004-02-11 2004-02-11 Configurable analog unit structure

Country Status (1)

Country Link
CN (1) CN100383795C (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101587562B (en) * 2009-07-02 2011-11-09 浙江大学 Complex chemical process modeling method having astroid topologic structural film calculation

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005522071A (en) * 2002-03-22 2005-07-21 ジョージア テック リサーチ コーポレイション Floating gate analog circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101587562B (en) * 2009-07-02 2011-11-09 浙江大学 Complex chemical process modeling method having astroid topologic structural film calculation

Also Published As

Publication number Publication date
CN100383795C (en) 2008-04-23

Similar Documents

Publication Publication Date Title
CN105807263B (en) A kind of FPGA portion reconstructs device and its implementation in Radar Signal Processing
CN101632065A (en) Dynamically configurable logic gate using a nonlinear element
CN102054110A (en) General packing method for FPGA (field programmable gate array) configurable logical block (CLB)
CN102812433A (en) Look up table structure supporting quaternary adders
CN109993272A (en) Convolution and down-sampled arithmetic element, neural network computing unit and field programmable gate array IC
CA2461540C (en) A reconfigurable integrated circuit with a scalable architecture
Carloni et al. The art and science of integrated systems design
CN101859107B (en) Configurable mixed signal control system and method
CN111047034A (en) On-site programmable neural network array based on multiplier-adder unit
CN102375906B (en) Pattern matching based FPGA (field-programmable gate array) logic synthesis method
CN103632726B (en) Data shift register circuit based on programmable basic logic unit
CN105718679B (en) A kind of resource placement's method and device of FPGA
CN100383795C (en) Configurable analog unit structure
CN1271787C (en) Programmable logic unit structure
Twigg et al. Configurable analog signal processing
CN100419734C (en) Computing-oriented general reconfigureable computing array
US20070164783A1 (en) Reconfigurable integrated circuits with scalable architecture including one or more adders
He et al. Evolutionary design model of passive filter circuit for practical application
CN1333349C (en) System and method for loading on-site programmable gate array
Faura et al. FIPSOC: A field programmable system on a chip
Leue Verification of factorio belt balancers using petri nets
CN100377077C (en) Flow line circuit capable of bypass register and using said register
Megacz A library and platform for FPGA bitstream manipulation
de Dinechin The Price of Routing in FPGAs.
Giuma et al. Programmable hardware and the new analog capacity

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20080423

Termination date: 20140211