CN1555603A - 一种基于伴随式的乘积码迭代译码方法及装置 - Google Patents
一种基于伴随式的乘积码迭代译码方法及装置 Download PDFInfo
- Publication number
- CN1555603A CN1555603A CNA028181204A CN02818120A CN1555603A CN 1555603 A CN1555603 A CN 1555603A CN A028181204 A CNA028181204 A CN A028181204A CN 02818120 A CN02818120 A CN 02818120A CN 1555603 A CN1555603 A CN 1555603A
- Authority
- CN
- China
- Prior art keywords
- decoding
- syndrome
- soft
- value
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1131—Scheduling of bit node or check node processing
- H03M13/1134—Full parallel processing, i.e. all bit nodes or check nodes are processed in parallel
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
- H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
- H03M13/2909—Product codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
- H03M13/2948—Iterative decoding
Landscapes
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Error Detection And Correction (AREA)
- Detection And Correction Of Errors (AREA)
Abstract
本发明提供了一种基于伴随式的乘积码迭代译码方法及装置,通过一系列高速并行算法处理,即:优化的二维快速排序处理、基于查表的q-模式搜索处理、和外部信息值的快速计算处理,以使硬件高速实现乘积码的迭代译码,从而实现高速数据通信。
Description
PCT国内申请,说明书已公开。
Claims (1)
- PCT国内申请,权利要求书已公开。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2002/000457 WO2004004132A1 (fr) | 2002-07-01 | 2002-07-01 | Procede et appareil de decodage iteratif pour code de produit fonde sur une formule adjointe |
Publications (1)
Publication Number | Publication Date |
---|---|
CN1555603A true CN1555603A (zh) | 2004-12-15 |
Family
ID=29783999
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNA028181204A Pending CN1555603A (zh) | 2002-07-01 | 2002-07-01 | 一种基于伴随式的乘积码迭代译码方法及装置 |
Country Status (3)
Country | Link |
---|---|
CN (1) | CN1555603A (zh) |
AU (1) | AU2002320749A1 (zh) |
WO (1) | WO2004004132A1 (zh) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104022786A (zh) * | 2014-05-21 | 2014-09-03 | 上海宏光经济信息发展中心青岛电子技术部 | 乘积码译码方法 |
CN114050898A (zh) * | 2021-11-08 | 2022-02-15 | 南京理工大学 | 基于hls和ldpc码构建的qkd协商方法 |
CN117976021A (zh) * | 2024-04-01 | 2024-05-03 | 陕西中安数联信息技术有限公司 | 多数据块联合ldpc编码的数据存储方法与系统 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9391641B2 (en) * | 2013-04-26 | 2016-07-12 | SK Hynix Inc. | Syndrome tables for decoding turbo-product codes |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2712760B1 (fr) * | 1993-11-19 | 1996-01-26 | France Telecom | Procédé pour transmettre des bits d'information en appliquant des codes en blocs concaténés. |
FR2756996A1 (fr) * | 1996-12-10 | 1998-06-12 | Philips Electronics Nv | Systeme et procede de transmission numerique comportant un code produit combine a une modulation multidimensionnelle |
FR2778289B1 (fr) * | 1998-05-04 | 2000-06-09 | Alsthom Cge Alcatel | Decodage iteratif de codes produits |
JP2002526965A (ja) * | 1998-09-28 | 2002-08-20 | アドバンスト ハードウェア アーキテクチャーズ,インコーポレイテッド | ターボプロダクト符号復号器 |
-
2002
- 2002-07-01 CN CNA028181204A patent/CN1555603A/zh active Pending
- 2002-07-01 WO PCT/CN2002/000457 patent/WO2004004132A1/zh not_active Application Discontinuation
- 2002-07-01 AU AU2002320749A patent/AU2002320749A1/en not_active Abandoned
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104022786A (zh) * | 2014-05-21 | 2014-09-03 | 上海宏光经济信息发展中心青岛电子技术部 | 乘积码译码方法 |
CN104022786B (zh) * | 2014-05-21 | 2017-09-01 | 上海宏光经济信息发展中心青岛电子技术部 | 乘积码译码方法 |
CN114050898A (zh) * | 2021-11-08 | 2022-02-15 | 南京理工大学 | 基于hls和ldpc码构建的qkd协商方法 |
CN117976021A (zh) * | 2024-04-01 | 2024-05-03 | 陕西中安数联信息技术有限公司 | 多数据块联合ldpc编码的数据存储方法与系统 |
Also Published As
Publication number | Publication date |
---|---|
AU2002320749A1 (en) | 2004-01-19 |
WO2004004132A1 (fr) | 2004-01-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Sarkis et al. | Fast polar decoders: Algorithm and implementation | |
Mitzenmacher | A survey of results for deletion channels and related synchronization channels | |
CN102164025B (zh) | 基于重复编码和信道极化的编码器及其编译码方法 | |
CN104025459B (zh) | 译码处理方法及译码器 | |
JP4185167B2 (ja) | 積符号の反復復号化 | |
CN101656541A (zh) | Rs码的译码方法和装置 | |
WO2008087042A1 (en) | Multiple-bases belief-propagation and permutation decoding for block codes | |
CN104242957A (zh) | 译码处理方法及译码器 | |
CN101273531A (zh) | 低密度奇偶校验码的改进turbo-译码消息传递算法 | |
Chen et al. | Cyclically equivariant neural decoders for cyclic codes | |
Lu et al. | Error rate-based log-likelihood ratio processing for low-density parity-check codes in DNA storage | |
CN110661535B (zh) | 一种提高Turbo译码性能的方法、装置及计算机设备 | |
CN112803954B (zh) | 一种基于CRC分段处理的改进BP List译码算法 | |
CN104184480B (zh) | 一种降低复杂度的ldpc改进译码方法 | |
CN106708654A (zh) | 一种用于NANDflash的BCH纠错码的电路结构 | |
CN106656216A (zh) | 一种针对Turbo乘积码的修正的软入软出译码方法 | |
CN1555603A (zh) | 一种基于伴随式的乘积码迭代译码方法及装置 | |
Xu et al. | A complexity-reduced fast successive cancellation list decoder for polar codes | |
CN107395326A (zh) | Lt码中的度分布优化算法及设备 | |
CN116614142A (zh) | 一种基于bpl译码和osd译码的联合译码方法 | |
Rowshan et al. | Efficient partial rewind of successive cancellation-based decoders for polar codes | |
CN109560819A (zh) | 一种通用于ldpc码比特翻转译码算法的翻转准则 | |
Upadhyaya et al. | Machine learning for error correction with natural redundancy | |
Chen et al. | Improving the list decoding version of the cyclically equivariant neural decoder | |
Judson et al. | Efficient construction of successive cancellation decoding of polar codes using logistic regression algorithm |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
AD01 | Patent right deemed abandoned | ||
C20 | Patent right or utility model deemed to be abandoned or is abandoned |