CN1530836A - Nonvolatile memory device and data processing system - Google Patents
Nonvolatile memory device and data processing system Download PDFInfo
- Publication number
- CN1530836A CN1530836A CNA2004100013309A CN200410001330A CN1530836A CN 1530836 A CN1530836 A CN 1530836A CN A2004100013309 A CNA2004100013309 A CN A2004100013309A CN 200410001330 A CN200410001330 A CN 200410001330A CN 1530836 A CN1530836 A CN 1530836A
- Authority
- CN
- China
- Prior art keywords
- data
- reading
- mistake
- adjustment
- correct
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000010365 information processing Effects 0.000 claims abstract description 21
- 238000001514 detection method Methods 0.000 claims abstract description 11
- 239000004065 semiconductor Substances 0.000 claims description 30
- 230000015654 memory Effects 0.000 claims description 22
- 230000005540 biological transmission Effects 0.000 claims description 15
- 238000000034 method Methods 0.000 description 39
- 238000010586 diagram Methods 0.000 description 25
- 238000007726 management method Methods 0.000 description 15
- 238000011084 recovery Methods 0.000 description 10
- 241001269238 Data Species 0.000 description 5
- 230000001915 proofreading effect Effects 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 3
- 125000004122 cyclic group Chemical group 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 238000013497 data interchange Methods 0.000 description 1
- 230000005292 diamagnetic effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K17/00—Methods or arrangements for effecting co-operative working between equipments covered by two or more of main groups G06K1/00 - G06K15/00, e.g. automatic card files incorporating conveying and reading operations
-
- G—PHYSICS
- G07—CHECKING-DEVICES
- G07F—COIN-FREED OR LIKE APPARATUS
- G07F7/00—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
- G07F7/08—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
- G07F7/0806—Details of the card
- G07F7/0833—Card having specific functional components
- G07F7/084—Additional components relating to data transfer and storing, e.g. error detection, self-diagnosis
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1044—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices with specific ECC/EDC distribution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06Q—INFORMATION AND COMMUNICATION TECHNOLOGY [ICT] SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES, NOT OTHERWISE PROVIDED FOR
- G06Q20/00—Payment architectures, schemes or protocols
- G06Q20/30—Payment architectures, schemes or protocols characterised by the use of specific devices or networks
- G06Q20/34—Payment architectures, schemes or protocols characterised by the use of specific devices or networks using cards, e.g. integrated circuit [IC] cards or magnetic cards
- G06Q20/341—Active cards, i.e. cards including their own processing means, e.g. including an IC or chip
-
- G—PHYSICS
- G07—CHECKING-DEVICES
- G07F—COIN-FREED OR LIKE APPARATUS
- G07F7/00—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
- G07F7/08—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
- G07F7/10—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means together with a coded signal, e.g. in the form of personal identification information, like personal identification number [PIN] or biometric data
- G07F7/1008—Active credit-cards provided with means to personalise their use, e.g. with PIN-introduction/comparison system
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Business, Economics & Management (AREA)
- Accounting & Taxation (AREA)
- Strategic Management (AREA)
- General Business, Economics & Management (AREA)
- Computer Networks & Wireless Communication (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Quality & Reliability (AREA)
- General Engineering & Computer Science (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Detection And Correction Of Errors (AREA)
Abstract
A non-volatile memory device and an information processing system. When a request to transfer user data for reading is issued from an information processing device, a control circuit transfers the user data and management data to an error detection circuit, which checks the user data for errors. If the user data contains no error, the control circuit notifies the information processing device that the user data can be transferred, and transfers it to the information processing device. If the user data contains errors, an X count error position and correction data calculation circuit uses the user data and the management data to calculate correction locations and correction data, and judges whether the correction locations are correctable. If uncorrectable (there are more correction locations than X locations), the control circuit notifies the information processing device that the user data is uncorrectable, and then transfers the user data and the management data to the information processing device.
Description
Technical field
The present invention relates to be used for increasing the technology of dependability of an information handling system, and relate in particular to the technology of carrying out the data protection in the information storing device that uses the nonvolatile semiconductor memory configuration effectively.
Background technology
As the exterior storage medium of personal computer, multi-functional terminal end etc., the information storing device such as CF (compact flash) card, intelligent medium, memory stick (memory sticks) and multimedia card is well-known.
In some equipment in these information storing devices, by calculating the reliability that errors present in main process equipment and wrong correction data have increased read/write data.
In addition, some information storing device increases the reliability of read/write data by an error detect circuit is provided.In this case, in the read/write processes of data, the data that require to have high reliability through an error detect circuit, do not require that the data with high reliability are then without this error detect circuit (for example, patent disclosure 1) with correcting mode.Some information storing device changes correcting feature by the foundation access speed and carries out best error recovery (for example, patent disclosure 2).
[patent disclosure 1]
Japanese unexamined patent publication No. openly puts down 4 (1992)-95299
[patent disclosure 2]
Japanese unexamined patent publication No. openly puts down 6 (1994)-161906
Summary of the invention
The inventor has been found that the error detection techniques in the read/write process process of information storing device described above has problem as described below.
For example, exist, thereby significantly reduced the problem of the performance of main process equipment because main process equipment passes through computed in software errors present and correction data.
In addition, have at information storing device under the situation of an error detect circuit, if carry out the adjustment of data for all misdatas, then the size of Error-Correcting Circuit increases, and makes the information storing device size increase, thereby causes cost to increase.
An object of the present invention is to provide an information storing device and an information handling system, it only carries out the less adjustment of data in information storing device, and in information handling system, carry out than multierror correction, the increase that can make cost thus minimizes and does not reduce the handling property of information handling system, and can increase the reliability of data significantly and do not increase circuit size.
Above-mentioned and other purpose of the present invention and novel feature will be conspicuous by this instructions and accompanying drawing.
Disclosed in this application exemplary of the present invention will be briefly described below.
(1) information storing device among the present invention comprises: one or more semiconductor memories; An information processing part, it is according to running program, the data of reading and saving in one or more semiconductor memories, and instruct that predetermined processing, data write, and other operation; And transmission processing section, if the reading of data of reading from semiconductor memory comprises less mistake, proofread and correct then that these are less wrong and transmit reading of data,, then transmit reading of data and do not proofread and correct these more mistakes if reading of data comprises more mistake.
Although the difference between less mistake and more mistake should be decided according to the size and the wrong frequency that occurs of error detect circuit, but less mistake is meant its number and (for example is equal to or less than a predetermined number, be 1, although be not special restriction) mistake, and more mistake is meant that its number greater than this predetermined number (for example, 2 or more, although not definition clearly).
Other example of the present invention will be briefly described below.
(2) information storing device among the present invention comprises: one or more semiconductor memories; An information processing part, it is according to running program, the data of reading and saving in one or more semiconductor memories, and instruct that predetermined processing, data write, and other operation; And transmission processing section, if the reading of data of reading from semiconductor memory comprises a mistake, then proofread and correct this mistake and transmit this reading of data, and if reading of data comprise two or more mistakes, then transmit this reading of data to outside and error recovery not.
(3) information handling systems comprise: an information storing device, it comprises one or more semiconductor memories, with an information processing part, wherein this information processing part is according to running program, reading and saving in one or more semiconductor memories data and instruct that predetermined process, data write, and other operation; And messaging device that is used to manage this information storing device, wherein, information storing device comprises one and transmits the processing section, if the reading of data of reading from semiconductor memory comprises less mistake, then proofread and correct this less mistake and transmit reading of data, if and reading of data comprises more mistake, then transmit these data and do not proofread and correct this more mistake, messaging device comprises second adjustment of data and calculating section, and its correction comprises from the reading of data of the more mistake of information storing device transmission.
Description of drawings
Fig. 1 is the block scheme that has shown according to the information handling system of one embodiment of the invention;
Fig. 2 be in the information handling system of Fig. 1 ECC proofread and correct can not the time the process flow diagram of reading to transmit processing;
Fig. 3 is used for writing of user data to transmit the process flow diagram of handling in the information handling system of Fig. 1;
Fig. 4 be shown in the information handling system of Fig. 1, to carrying out the process flow diagram of an example of reading to transmit processing of user data that ECC proofreaies and correct to it;
Fig. 5 be shown in the information handling system of Fig. 1, to carrying out the process flow diagram of another example of reading to transmit processing of user data that ECC proofreaies and correct to it;
Fig. 6 is the process flow diagram of reading to transmit processing that user data is not carried out the ECC timing in the information handling system of Fig. 1;
Fig. 7 is in the information storing device that provides in the information handling system of Fig. 1, at the process flow diagram of writing the inter-process during the transmission of user data;
Fig. 8 be shown in the information storing device that in the information handling system of Fig. 1, provides, at the process flow diagram of the example reading the inter-process during transmitting processing of user data; And
Fig. 9 be shown in the information storing device that in the information handling system of Fig. 1, provides, at the process flow diagram of another example of reading the inter-process during transmitting processing of user data.
Embodiment
Hereinafter, most preferred embodiment of the present invention will be by being described in detail with reference to the accompanying drawings.
Fig. 1 is the block scheme that has shown according to the information handling system of one embodiment of the invention.Fig. 2 be in the information handling system of Fig. 1 ECC proofread and correct can not the time the process flow diagram of reading to transmit processing.Fig. 3 is used for writing of user data to transmit the process flow diagram of handling in the information handling system of Fig. 1.Fig. 4 be shown in the information handling system of Fig. 1, to carrying out the process flow diagram of an example of reading to transmit processing of user data that ECC proofreaies and correct to it.Fig. 5 be shown in the information handling system of Fig. 1, to carrying out the process flow diagram of another example of reading to transmit processing of user data that ECC proofreaies and correct to it.Fig. 6 is the process flow diagram of reading to transmit processing that does not carry out the ECC timing in the information handling system of Fig. 1 at user data.Fig. 7 is in the information storing device that provides in the information handling system of Fig. 1, at the process flow diagram of writing the inter-process during the transmission of user data.Fig. 8 be shown in the information storing device that in the information handling system of Fig. 1, provides, at the process flow diagram of the example reading the inter-process during transmitting processing of user data.Fig. 9 be shown in the information storing device that in the information handling system of Fig. 1, provides, at the process flow diagram of another example of reading the inter-process during transmitting processing of user data.
In this embodiment, information handling system 1 comprises messaging device 2 and information storing device 3, as shown in Figure 1.Messaging device 2 is the main process equipments that are made of personal computer, multi-functional terminal end etc.Messaging device 2 has a Y miscount position and correction data counting circuit (second adjustment of data and calculating section) 2a.Y miscount position and correction data counting circuit 2a calculate the errors present and the correction data of Y the unit (locations) of the user data that transmits from information storing device 3.
Following assembly is connected to control circuit 4 via internal bus: input-output circuit 5; Error detect circuit 6; Be used for the ECC code generating circuit 7 that Y unit proofreaied and correct; X miscount position and correction data counting circuit 8; With information storage circuit 9.
According to running program, program and the data of control circuit 4 reading and saving in information storage circuit 9, and predetermined processing, the data of instruction write, reach other operation.
The data interchange of 5 controls of input-output circuit and information storage circuit 9 and messaging device 2.Error detect circuit 6 detects in through the data that read processing whether have mistake.
The ECC code generating circuit 7 that is used for proofreading and correct Y unit generates and is used for ECC (Error Correcting Code, the error correcting code) information that Y unit proofreaied and correct.X miscount position and correction data counting circuit 8 calculate X errors present and correction data.
Not only can detect mistake, and can detect mistake by using simple measuring ability (function) such as CRC (Cyclic Redundancy Check, cyclic redundancy check (CRC)) and parity checking and so on by using ECC.
X in an error-detecting unit and Y unit have the relation of X unit＜Y unit.X, Y in using the storage card of semiconductor memory and the object lesson of gauge length have been shown below.If user data is 512 bytes, then the number of X unit is one or mostly is two most, and the number of Y unit is X+1 or X+2.X unit and Y unit are unit with the length of gauge length, and if gauge length be a byte, then this byte is counted as a unit.
The value of X and Y is big more, and gauge length is long more, and then the data reliability of information handling system 1 is high more.On the contrary, the size of circuit and program and range of management are big more, cause cost high more.Therefore, consider that preferably the expectation reliability of the characteristic of information storage circuit 9 and information handling system 1 is to realize optimization.
Information storage circuit 9 comprises a nonvolatile semiconductor memory such as flash memory.Information storage circuit 9 storaging user datas (0) to (N) and corresponding to the management data (0) of this user data to (N).Management data (0) to (N) comprises the ECC information that is used for the adjustment of data.
Information storage circuit 9 is not limited to flash memory, it also can be any storer that to store data, such as SRAM (Static Random Access Memory, static RAM), DRAM (Dynamic RAM, dynamic ram), MRAM (Magnetroresistive RAM, diamagnetic control RAM) and EPROM (Erasable and Programmable Read Only Memory, EPROM (Erasable Programmable Read Only Memory)).Although controller and storer are separated from one another in this embodiment, the mixed semiconductor that can use these two parts and peripheral circuit integrated.
Next, will the operation of information handling system 1 in this embodiment be described.
At first, utilize process flow diagram among Fig. 2 be described in the information handling system 1 when ECC proofread and correct be impossible the time read to transmit processing.
If necessary, messaging device 2 is proofreaied and correct the reading of data that is transmitted by Y miscount position and correction data counting circuit 2a, and if unwanted words, messaging device 2 is carried out predetermined processing and not execution error correction.
Utilize process flow diagram among Fig. 3 to describe below writing of user data (0) transmitted and handle.
When from messaging device 2 when information storing device 3 sends the request that transmits the user data (0) be used to write (step S201), information storing device 3 writes data (step S202) to what messaging device 2 notices transmitted user data (0).Thereafter, the data that write of user data (0) are sent to information storing device 3 (step S203) from messaging device 2 continuously.
In case termination is handled in writing of user data (0), information storing device 3 has been finished to messaging device 2 notices and has been write processing (step S204).
Next, utilize the process flow diagram among Fig. 4 to describe and to handle its transmission of reading of carrying out the ECC correction.
In Fig. 4, have only the user data of proofreading and correct through ECC (0) just to be sent to messaging device 2, and the user data information storing device 3 in (0) is by write-back, and the processing termination.
Use the process flow diagram among Fig. 5 to describe below to carrying out another example of reading to transmit processing of the data of ECC correction to it.In Fig. 5, the user data of proofreading and correct through ECC (0) is sent to messaging device 2, and the user data in information storing device 3 (0) is the user data of proofreading and correct through ECC (0) by write-back also.
After the error unit of correcting user data (0), information storing device 3 transmits the user data of having proofreaied and correct (0) and arrives messaging device 2 (step S403).Thereafter, the user data (0) (step S404) that messaging device 2 solicited message memory devices 3 write-backs have been proofreaied and correct through ECC, and information storing device 3 is the user data of user data (0) write-back for having proofreaied and correct.
Although, in the process flow diagram of Fig. 5, after transmitting user data, the write-back request is proposed, also the write-back request can be proposed more early, transmit user data then.
Next, use process flow diagram among Fig. 6 to be described in user data and do not carry out reading to transmit and handling of ECC timing.
Use process flow diagram among Fig. 7 to be described in the information storing device 3 writing of user data transmitted handle as shown in Figure 3 below.
When sending the request (step S601) of writing user data (m) from messaging device 2, control circuit 4 determines whether to exist the zone (step S602) of an appointment in information storage circuit 9.
If do not find the zone of appointment, then control circuit 4 is notified the zone (step S603) of not finding appointment to messaging device 2, and termination.If found the zone of appointment, then control circuit 4 is stored the user data (m) (step S604) that transmits from messaging device 2 in information storage circuit 9.
Thereafter, the ECC code generating circuit 7 that is used for proofreading and correct Y unit generates a plurality of correction ECC codes that calculate from user data (m), and they are stored in (step S605) in the information storage circuit 9 as management data (m).Control circuit 4 transmits to messaging device 2 notices and writes data (step S606), and termination.
By this scheme, messaging device 2 does not need to generate the ECC code, and can reduce to handle load.Although, in this embodiment, the ECC code is generated by information storing device 3, but the ECC code also can generate in Y miscount position that specifically is arranged in messaging device 2 and correction data counting circuit, and is stored in the information storage circuit 9 as management data (m).
Next, the process flow diagram among use Fig. 8 is described in an example reading to transmit processing of the user data in the information storing device 3.
When messaging device 2 when information storing device 3 sends the request of the user data (m) that a transmission is used to read, control circuit 4 transmits user data (m) and management data (m) arrives error detect circuit 6 (step S701).
Error detect circuit 6 is checked the mistake (step S702) of user data (m).If user data (m) does not comprise mistake, then control circuit 4 can transmit this user data (m) (step S703) to messaging device 2 notices.
Then, control circuit 4 is sent to messaging device 2 (step S704) to user data (m) via input-output circuit 5, and termination.
In the processing of step S702, if user data (m) comprises mistake, then control circuit 4 is sent to X miscount position and correction data counting circuit 8 (step S705) to user data (m) and management data (m).
X miscount position and correction data counting circuit 8 calculate the correcting unit and the correction data (step S706) of user data (m), and judge whether this correcting unit is correctable (step S707).
If correcting unit be uncorrectable, promptly have than X the more correcting unit in unit, then control circuit 4 is uncorrectable (step S708) to messaging device 2 notice user data (m).
Thereafter, control circuit 4 is sent to messaging device 2 (step S709) to user data (m) and management data (m) via input-output circuit 5, and termination.
For example, even (for example comprise a plurality of misdatas in voice data and the view data, interruption in the sound, the noise in the image etc.), these voice datas that must be transmitted continuously and incessantly and view data execution error are not proofreaied and correct yet, and be under the situation of significant datas such as system data at user data, then user data (m) is proofreaied and correct.
In the processing of step S707, if correcting unit be correctable, promptly not than X the more correcting unit in unit, then control circuit 4 exists to messaging device 2 notification error unit but can be corrected (step S710).
Then, control circuit 4 is read precorrection user data (m) the input-output circuit 5 from information storage circuit 9, in the correcting unit that calculates by X miscount position and correction data counting circuit 8, replace precorrection user data (m) with correction data, and the data of having proofreaied and correct are sent to messaging device 2 (step S711), termination.
In the processing of step S711, when the data of replacing correction data in the correcting unit that is calculated by X miscount position and correction data counting circuit 8, also will proofread and correct were sent to messaging device 2, the vicious user data (m) that is kept in the information storage circuit 9 can be rewritten as the user data (m) that is replaced by this correction data.
In this case, by order, control mark etc. being set, be rewritten as user data (m) from normal moveout correction with being kept at vicious user data (m) in the information storage circuit 9 by messaging device 2.
Next, the process flow diagram among use Fig. 9 is described in another example of reading to transmit processing of the user data in the information storing device 3.
When from messaging device 2 when information storing device 3 sends the request that transmits the user data (m) be used to read, control circuit 4 is sent to error detect circuit 6 (step S801) to user data (m) and management data (m).
Error detect circuit 6 is checked the mistake (step S802) of user data (m).If user data (m) does not comprise mistake, then control circuit 4 can transmit user data (m) (step S803) to messaging device 2 notices.Control circuit 4 is sent to messaging device 2 (step S804) to user data (m) via input-output circuit 5, and termination.
In the processing of step S802, if user data (m) comprises mistake, then control circuit 4 is sent to X miscount position and correction data counting circuit 8 (step S805) to user data (m) and management data (m).
Then, X miscount position and correction data counting circuit 8 calculate the correcting unit and the correction data (step S806) of user data (m), and judge whether these correcting units are correctable (step S807).
If correcting unit be uncorrectable, promptly have than X the more correcting unit in unit, then control circuit 4 is uncorrectable (step S808) to messaging device 2 notice user data (m).
Control circuit 4 is sent to messaging device 2 (step S809) to user data (m) and management data (m) via input-output circuit 5, and termination.Messaging device 2 receiving subscriber datas (m) and management data (m), and if necessary are then by these correcting units of Y miscount position and correction data counting circuit 2a correcting user data (m).
In the processing of step S807, if correcting unit be correctable, promptly not than X the more correcting unit in unit, then control circuit 4 exists to messaging device 2 notification error unit but can be corrected (step S810).
Then, control circuit 4 judges whether that having sent transmission from messaging device 2 begins request (step S811).When beginning to transmit, control circuit 4 reads precorrection user data (m) to input-output circuit 5 from information storage circuit 9, in the correcting unit that calculates by X miscount position and correction data counting circuit 8, replace precorrection user data (m), and the data of having proofreaied and correct are sent to messaging device 2 (step S812) with correction data.
In the processing of step S811, do not begin request if send to transmit from messaging device 2, if perhaps the processing of step S812 has stopped, then control circuit 4 judges whether to have sent from messaging device 2 request (step S813) of correcting user data.
If sent the request of correcting user data from messaging device 2, then control circuit 4 reads precorrection user data (m) to input-output circuit 5 from information storage circuit 9, in the correcting unit that calculates by X miscount position and correction data counting circuit 8, replace precorrection user data (m) with correction data, and the data (step S814) that storage has been proofreaied and correct in information storage circuit 9.
After the processing of step S814, perhaps when not when messaging device 2 sends the request of correcting user data, termination.
According to this embodiment, in information storing device 3, carry out minority error recovery with high probability of occurrence, execution has most error recoverys of lower probability of occurrence in messaging device 2, so can reduce the system overhead of messaging device 2.
Owing to only in information storing device 3, carry out the minority error recovery, so can reduce the circuit size of information storing device 3.
In addition, owing to can select whether carry out most error recoverys by messaging device 2, so can construct information handling system 1 with optimal reliability fixed according to data.
Although describe the invention of being made by the inventor in detail based on one embodiment of the present of invention, clearly the present invention is not limited to this embodiment, and can make amendment in many ways and do not deviate from the spirit and scope of the present invention.
To the effect that be obtained by disclosed representative instance of the present invention in asking be described briefly in this.
(1) carry out the minority error recovery with high probability of occurrence in information storing device, execution has most error recoverys of lower probability of occurrence in messaging device, so can reduce the system overhead of messaging device.
(2) owing to only in information storing device, carrying out the minority error recovery, so can reduce the circuit size of information storing device.
(3) owing to can select whether to carry out most error recoverys, so can construct according to processed data and fixed best information disposal system by messaging device.
(4) because above (1) arrives (3), so can increase the Performance And Reliability of information handling system significantly.
Claims (10)
1. information storing device comprises:
One or more semiconductor memories;
An information processing part, it is according to running program, and the data of reading and saving in these one or more semiconductor memories write data in these one or more semiconductor memories, and carry out other operation; And
One is transmitted the processing section, if its reading of data of reading from described semiconductor memory comprises the minority mistake that its counting is equal to or less than a preset count, then proofread and correct these minority mistakes and transmit described data, if and reading of data comprises its counting greater than most mistakes of described preset count, then transmit these data and do not proofread and correct these most mistakes.
2. information storing device as claimed in claim 1,
Wherein said transmission processing section comprises:
A management data generating portion, it generates the management data that is used for the adjustment of data according to the data that write that transmit from the outside;
An error detection portion may, it detects described reading of data and whether comprises error unit according to described reading of data and the management data that generated by described management data generating portion; And
First adjustment of data and calculating section when it detects mistake in described error detection portion may, calculate the correcting unit and the correction data of described reading of data, and judge that it still is less mistake that described reading of data comprises more mistake, and
Wherein said information processing part is judged reading of data at described first adjustment of data and calculating section and is comprised less when wrong, in the correcting unit that calculates by described first adjustment of data and calculating section, replace described reading of data with described correction data, and transmit these data of having proofreaied and correct to outside, and it is more when wrong to conclude that at described first adjustment of data and calculating section described reading of data comprises, and transmits described reading of data and does not proofread and correct described reading of data to the outside.
3. information storing device as claimed in claim 2,
Wherein said first adjustment of data and calculating section comprise N or when still less wrong in described reading of data, conclude that these wrongly are less mistake, and if described reading of data comprises N and adds one or more mistakes, conclude that then these wrongly are more mistake.
4. information storing device comprises:
One or more semiconductor memories;
An information processing part, it is according to running program, and the data of reading and saving in described one or more semiconductor memories write data in described one or more semiconductor memory, and carry out other operation; And
One is transmitted the processing section, if its reading of data of reading from described semiconductor memory comprises a mistake, then proofread and correct this mistake and transmit described reading of data, if and described reading of data comprises two or more mistakes, then transmit described reading of data and do not proofread and correct these mistakes to the outside.
5. information storing device as claimed in claim 4,
Wherein said transmission processing section comprises:
A management data generating portion, it generates the management data that is used for the adjustment of data according to the data that write that send from the outside;
An error detection portion may, it detects described reading of data and whether comprises error unit according to described reading of data and the management data that generated by described management data generating portion; And
First adjustment of data and calculating section when it detects mistake in described error detection portion may, calculate the correcting unit and the correction data of described reading of data, and judge that described reading of data comprises two or more wrong still mistakes, and
Wherein said information processing part concludes that at described first adjustment of data and calculating section reading of data comprises one when wrong, in the correcting unit that calculates by described first adjustment of data and calculating section, replace described reading of data with described correction data, and transmit these data of having proofreaied and correct to outside, and conclude that at described first adjustment of data and calculating section reading of data comprises two or more when wrong, transmits described reading of data and does not proofread and correct described reading of data to the outside.
6. information handling system, comprise: an information storing device, it comprises one or more semiconductor memories, with an information processing part, wherein this information processing part according to the data of running program reading and saving in described one or more semiconductor memories, write data in described one or more semiconductor memory and carry out other operation; And the messaging device of a described information storing device of management,
Wherein said information storing device comprises one and transmits the processing section, if its reading of data of reading from described semiconductor memory comprises the less mistake that its counting is equal to or less than a preset count, then proofread and correct described less mistake and transmit described reading of data, if and described reading of data comprises the more mistake of its counting greater than preset count, then transmit this reading of data and do not proofread and correct described more mistake, and
Wherein said messaging device comprises second adjustment of data and calculating section, and it proofreaies and correct the reading of data that comprises more mistake that sends from described information storing device.
7. information handling system as claimed in claim 6,
Wherein said transmission processing section comprises:
A management data generating portion, it generates the management data that is used for the adjustment of data according to the data that write that transmit from the outside;
An error detection portion may, it detects described reading of data and whether comprises error unit according to described reading of data and the management data that generated by described management data generating portion; And
First adjustment of data and calculating section when it detects mistake in described error detection portion may, calculate the correcting unit and the correction data of described reading of data, and judge that it still is less mistake that described reading of data comprises more mistake, and
Wherein said information processing part is judged reading of data at described first adjustment of data and calculating section and is comprised less when wrong, in the correcting unit that calculates by described first adjustment of data and calculating section, replace described reading of data with described correction data, and transmit these data of having proofreaied and correct to outside, and it is more when wrong to conclude that at described first adjustment of data and calculating section described reading of data comprises, and transmits described reading of data and does not proofread and correct described reading of data to the outside.
8. information handling system as claimed in claim 7,
Wherein said first adjustment of data and calculating section comprise N or when still less wrong in described reading of data, conclude that these wrongly are less mistake, and if described reading of data comprises N and adds one or more mistakes, conclude that then these wrongly are more mistake.
9. information handling system, comprise: an information storing device, it comprises one or more semiconductor memories, with an information processing part, wherein this information processing part according to the data of running program reading and saving in described one or more semiconductor memories, write data in described one or more semiconductor memory and carry out other operation; And the messaging device of a described information storing device of management,
Wherein said information storing device comprises one and transmits the processing section, if its reading of data of reading from described semiconductor memory comprises a mistake, then proofread and correct this mistake and transmit described reading of data, if and described reading of data comprises two or more mistakes, then transmit described reading of data and do not proofread and correct these mistakes to the outside, and
Wherein said messaging device comprises second adjustment of data and calculating section, and it proofreaies and correct two or more mistakes the described reading of data that sends from information storing device.
10. information handling system as claimed in claim 9,
Wherein said transmission processing section comprises:
A management data generating portion, it generates the management data that is used for the adjustment of data according to the data that write that send from the outside;
An error detection portion may, it detects described reading of data and whether comprises error unit according to described reading of data and the management data that generated by described management data generating portion; And
First adjustment of data and calculating section when it detects mistake in described error detection portion may, calculate the correcting unit and the correction data of described reading of data, and judge that described reading of data comprises two or more wrong still mistakes, and
Wherein said information processing part concludes that at described first adjustment of data and calculating section reading of data comprises one when wrong, in the correcting unit that calculates by described first adjustment of data and calculating section, replace described reading of data with described correction data, and transmit these data of having proofreaied and correct to outside, and conclude that at described first adjustment of data and calculating section reading of data comprises two or more when wrong, transmits described reading of data and does not proofread and correct described reading of data to the outside.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP072130/2003 | 2003-03-17 | ||
| JP2003072130A JP4299558B2 (en) | 2003-03-17 | 2003-03-17 | Information storage device and information processing system |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2008101094388A Division CN101303659B (en) | 2003-03-17 | 2004-01-06 | Nonvolatile memory device and data process system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1530836A true CN1530836A (en) | 2004-09-22 |
| CN100409193C CN100409193C (en) | 2008-08-06 |
Family
ID=32984701
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2004100013309A Expired - Fee Related CN100409193C (en) | 2003-03-17 | 2004-01-06 | Nonvolatile memory device and data processing system |
| CN2008101094388A Expired - Fee Related CN101303659B (en) | 2003-03-17 | 2004-01-06 | Nonvolatile memory device and data process system |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2008101094388A Expired - Fee Related CN101303659B (en) | 2003-03-17 | 2004-01-06 | Nonvolatile memory device and data process system |
Country Status (5)
| Country | Link |
|---|---|
| US (2) | US7231580B2 (en) |
| JP (1) | JP4299558B2 (en) |
| KR (1) | KR20040082022A (en) |
| CN (2) | CN100409193C (en) |
| TW (1) | TW200419573A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7424648B2 (en) | 2005-03-10 | 2008-09-09 | Matsushita Electric Industrial Co., Ltd. | Nonvolatile memory system, nonvolatile memory device, data read method, and data read program |
| CN101131857B (en) * | 2006-08-25 | 2010-10-06 | 安国国际科技股份有限公司 | Silicon memory device and its controller and operation method |
| CN102880521A (en) * | 2007-06-07 | 2013-01-16 | 美光科技公司 | Emerging bad block detection |
| CN103761195A (en) * | 2014-01-09 | 2014-04-30 | 浪潮电子信息产业股份有限公司 | Storage method utilizing distributed data encoding |
Families Citing this family (35)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2875352B1 (en) * | 2004-09-10 | 2007-05-11 | St Microelectronics Sa | METHOD FOR DETECTING AND CORRECTING ERRORS FOR A MEMORY AND CORRESPONDING INTEGRATED CIRCUIT |
| JP4720152B2 (en) * | 2004-11-17 | 2011-07-13 | パナソニック株式会社 | Nonvolatile memory system |
| JP4695385B2 (en) * | 2004-11-30 | 2011-06-08 | 株式会社東芝 | Memory card and card controller |
| US7831882B2 (en) | 2005-06-03 | 2010-11-09 | Rambus Inc. | Memory system with error detection and retry modes of operation |
| US9459960B2 (en) | 2005-06-03 | 2016-10-04 | Rambus Inc. | Controller device for use with electrically erasable programmable memory chip with error detection and retry modes of operation |
| US7512864B2 (en) * | 2005-09-30 | 2009-03-31 | Josef Zeevi | System and method of accessing non-volatile computer memory |
| US7562285B2 (en) | 2006-01-11 | 2009-07-14 | Rambus Inc. | Unidirectional error code transfer for a bidirectional data link |
| KR101050853B1 (en) * | 2006-04-07 | 2011-07-21 | 한양대학교 산학협력단 | How to compensate for recognition errors in wireless identification tags |
| US20070271495A1 (en) * | 2006-05-18 | 2007-11-22 | Ian Shaeffer | System to detect and identify errors in control information, read data and/or write data |
| US8352805B2 (en) | 2006-05-18 | 2013-01-08 | Rambus Inc. | Memory error detection |
| KR100833600B1 (en) * | 2006-08-25 | 2008-05-30 | 삼성전자주식회사 | Error correction circuit, method there-of and semiconductor memory device including the circuit |
| US20080092015A1 (en) * | 2006-09-28 | 2008-04-17 | Yigal Brandman | Nonvolatile memory with adaptive operation |
| US7818653B2 (en) | 2006-09-28 | 2010-10-19 | Sandisk Corporation | Methods of soft-input soft-output decoding for nonvolatile memory |
| US7904783B2 (en) * | 2006-09-28 | 2011-03-08 | Sandisk Corporation | Soft-input soft-output decoder for nonvolatile memory |
| US7805663B2 (en) * | 2006-09-28 | 2010-09-28 | Sandisk Corporation | Methods of adapting operation of nonvolatile memory |
| JP5283845B2 (en) * | 2007-02-07 | 2013-09-04 | 株式会社メガチップス | Bit error prevention method and information processing apparatus |
| KR100888695B1 (en) | 2007-02-27 | 2009-03-16 | 삼성전자주식회사 | Flash memory device for over-sampling read operation and read method thereof |
| JP5265883B2 (en) * | 2007-05-24 | 2013-08-14 | 株式会社メガチップス | Memory access system |
| US20090070655A1 (en) * | 2007-09-11 | 2009-03-12 | Silicon Motion, Inc. | Method for Generating an ECC Code for a Memory Device |
| KR101413736B1 (en) | 2007-09-13 | 2014-07-02 | 삼성전자주식회사 | Memory system with improved reliability and wear-leveling technique thereof |
| JP5166074B2 (en) | 2008-02-29 | 2013-03-21 | 株式会社東芝 | Semiconductor memory device, control method thereof, and error correction system |
| JP4672743B2 (en) | 2008-03-01 | 2011-04-20 | 株式会社東芝 | Error correction apparatus and error correction method |
| US20090228762A1 (en) * | 2008-03-07 | 2009-09-10 | Kabushiki Kaisha Toshiba | Inforamtion Precessing Apparatus and Non-Volatile Semiconductor Memory Drive |
| JP2010513994A (en) * | 2008-03-07 | 2010-04-30 | 株式会社東芝 | Information processing apparatus and nonvolatile semiconductor memory drive |
| US9092649B2 (en) * | 2009-03-02 | 2015-07-28 | Macronix International Co., Ltd. | Data protecting method capable of effectively recording protection information and memory using thereof |
| US8640005B2 (en) * | 2010-05-21 | 2014-01-28 | Intel Corporation | Method and apparatus for using cache memory in a system that supports a low power state |
| JP2013029882A (en) * | 2011-07-26 | 2013-02-07 | Toshiba Corp | Memory controller, semiconductor memory device and decoding method |
| CN102881334B (en) * | 2012-09-14 | 2015-02-04 | 东南大学 | Error correction method for data storage in control system of nuclear detection robot |
| KR102025340B1 (en) | 2012-11-27 | 2019-09-25 | 삼성전자 주식회사 | Semiconductor memory device including non-volatile memory and Cache memory and Computer systam having the same |
| TWI509624B (en) * | 2013-07-01 | 2015-11-21 | Asolid Technology Co Ltd | Flash memory apparatus, memory controller and method for controlling flash memory |
| US9653185B2 (en) * | 2014-10-14 | 2017-05-16 | International Business Machines Corporation | Reducing error correction latency in a data storage system having lossy storage media |
| CN109144983A (en) * | 2017-06-23 | 2019-01-04 | 阿里巴巴集团控股有限公司 | A kind of method and apparatus of data fault-tolerant |
| EP3776207B1 (en) | 2018-03-26 | 2023-08-09 | Rambus Inc. | Command/address channel error detection |
| JP2020144554A (en) * | 2019-03-05 | 2020-09-10 | キオクシア株式会社 | Storage device and data reading method |
| JP2021140835A (en) * | 2020-03-02 | 2021-09-16 | 株式会社東芝 | Magnetic disk device |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58182762A (en) | 1982-04-20 | 1983-10-25 | Nec Corp | Error correcting system |
| US4891811A (en) * | 1987-02-13 | 1990-01-02 | International Business Machines Corporation | Efficient address test for large memories |
| JP2696212B2 (en) | 1987-05-06 | 1998-01-14 | セイコーエプソン株式会社 | Error correction device |
| CA2002361C (en) * | 1989-03-10 | 1993-12-21 | Robert M. Blake | Fault tolerant computer memory systems and components employing dual level error correction and detection with disablement feature |
| JPH0495299A (en) | 1990-08-09 | 1992-03-27 | Nec Corp | Semiconductor memory device |
| US5463644A (en) * | 1992-11-13 | 1995-10-31 | Unisys Corporation | Resilient storage system |
| JPH06161906A (en) | 1992-11-19 | 1994-06-10 | Toshiba Corp | Semiconductor memory circuit |
| KR970008064A (en) * | 1995-07-25 | 1997-02-24 | 김광호 | How to prevent scratches on compact disc players |
| JP2000173289A (en) * | 1998-12-10 | 2000-06-23 | Toshiba Corp | Flash memory system which can correct error |
| US7171594B2 (en) * | 2002-03-06 | 2007-01-30 | Hewlett-Packard Development Company, L.P. | Pausing a transfer of data |
| US6895464B2 (en) * | 2002-06-03 | 2005-05-17 | Honeywell International Inc. | Flash memory management system and method utilizing multiple block list windows |
-
2003
- 2003-03-17 JP JP2003072130A patent/JP4299558B2/en not_active Expired - Fee Related
- 2003-11-17 TW TW092132172A patent/TW200419573A/en unknown
- 2003-11-18 US US10/714,982 patent/US7231580B2/en not_active Expired - Fee Related
- 2003-12-26 KR KR1020030097495A patent/KR20040082022A/en not_active Application Discontinuation
-
2004
- 2004-01-06 CN CNB2004100013309A patent/CN100409193C/en not_active Expired - Fee Related
- 2004-01-06 CN CN2008101094388A patent/CN101303659B/en not_active Expired - Fee Related
-
2007
- 2007-05-14 US US11/747,937 patent/US7752526B2/en not_active Expired - Lifetime
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7424648B2 (en) | 2005-03-10 | 2008-09-09 | Matsushita Electric Industrial Co., Ltd. | Nonvolatile memory system, nonvolatile memory device, data read method, and data read program |
| CN100422947C (en) * | 2005-03-10 | 2008-10-01 | 松下电器产业株式会社 | Nonvolatile memory system, nonvolatile memory device, data read method, and data read program |
| CN101131857B (en) * | 2006-08-25 | 2010-10-06 | 安国国际科技股份有限公司 | Silicon memory device and its controller and operation method |
| CN102880521A (en) * | 2007-06-07 | 2013-01-16 | 美光科技公司 | Emerging bad block detection |
| US8930771B2 (en) | 2007-06-07 | 2015-01-06 | Micron Technology, Inc. | Systems and methods for retrieving data |
| CN102880521B (en) * | 2007-06-07 | 2015-09-30 | 美光科技公司 | The method and apparatus of management block and access data page in non-volatile memory device |
| US9405639B2 (en) | 2007-06-07 | 2016-08-02 | Micron Technology, Inc. | Systems and methods for retrieving data |
| CN103761195A (en) * | 2014-01-09 | 2014-04-30 | 浪潮电子信息产业股份有限公司 | Storage method utilizing distributed data encoding |
| CN103761195B (en) * | 2014-01-09 | 2017-05-10 | 浪潮电子信息产业股份有限公司 | Storage method utilizing distributed data encoding |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101303659B (en) | 2010-12-08 |
| US7231580B2 (en) | 2007-06-12 |
| CN100409193C (en) | 2008-08-06 |
| KR20040082022A (en) | 2004-09-23 |
| US20070214395A1 (en) | 2007-09-13 |
| US20040187052A1 (en) | 2004-09-23 |
| TW200419573A (en) | 2004-10-01 |
| JP4299558B2 (en) | 2009-07-22 |
| US7752526B2 (en) | 2010-07-06 |
| JP2004280556A (en) | 2004-10-07 |
| CN101303659A (en) | 2008-11-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1530836A (en) | Nonvolatile memory device and data processing system | |
| US8751896B2 (en) | Semiconductor storage device, method of controlling the same, and error correction system | |
| US8185706B2 (en) | Copyback optimization for memory system | |
| US8522114B2 (en) | Memory controller and memory system | |
| US8650463B2 (en) | Solid state drive and method of controlling an error thereof | |
| US9100054B2 (en) | Data processing systems and methods providing error correction | |
| US7412642B2 (en) | System and method for tolerating communication lane failures | |
| US7941696B2 (en) | Flash-based memory system with static or variable length page stripes including data protection information and auxiliary protection stripes | |
| US8650458B2 (en) | Methods of encoding/decoding for error correction code utilizing interdependent portions of codewords and related circuits | |
| US20150149852A1 (en) | Memory device and memory system | |
| US10062418B2 (en) | Data programming method and memory storage device | |
| CN1499531A (en) | Method and device for management of data integrity in non-volatile memory system | |
| CN110309013B (en) | Method for accessing flash memory module, related flash memory controller and electronic device | |
| US8060687B2 (en) | Flash memory allocating method | |
| US20100241932A1 (en) | Error detector/corrector, memory controller, and semiconductor memory device | |
| KR20180031572A (en) | Method of operating memory device, memory device using the same and memory system including the device | |
| TW201719673A (en) | Data programming method and memory storage device | |
| KR20220120859A (en) | Apparatus and method for using an error correction code in a memory system | |
| JP2012003569A (en) | Memory controller, flash memory system including memory controller, and method of controlling flash memory | |
| CN101661412B (en) | Collocation method of flash memory | |
| US20230066907A1 (en) | Semiconductor storage device | |
| CN1561005A (en) | Quick double-error correction BCH code decoder | |
| JP2008198234A (en) | Information storage device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: NEC CORP. Free format text: FORMER OWNER: RENESAS TECHNOLOGY CORP. Effective date: 20100716 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| C56 | Change in the name or address of the patentee |
Owner name: RENESAS ELECTRONICS CO., LTD. Free format text: FORMER NAME: NEC CORP. |
|
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: TOKYO, JAPAN TO: KANAGAWA, JAPAN COUNTY |
|
| CP01 | Change in the name or title of a patent holder |
Address after: Kanagawa, Japan Patentee after: Renesas Electronics Corp. Address before: Kanagawa, Japan Patentee before: NEC ELECTRONICS Corp. |
|
| TR01 | Transfer of patent right |
Effective date of registration: 20100716 Address after: Kanagawa, Japan Patentee after: NEC ELECTRONICS Corp. Address before: Tokyo, Japan Patentee before: Renesas Technology Corp. |
|
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080806 Termination date: 20170106 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |