CN1464689A - Cell multiplexing circuit and method on asynchronous transmission mode - Google Patents
Cell multiplexing circuit and method on asynchronous transmission mode Download PDFInfo
- Publication number
- CN1464689A CN1464689A CN 02112009 CN02112009A CN1464689A CN 1464689 A CN1464689 A CN 1464689A CN 02112009 CN02112009 CN 02112009 CN 02112009 A CN02112009 A CN 02112009A CN 1464689 A CN1464689 A CN 1464689A
- Authority
- CN
- China
- Prior art keywords
- physical layer
- layer device
- cell
- module
- buffer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The invention provides an ATM cell multiplexing circuit comprising, buffer group, query module, cell storage control module, pre-selection module, selection module and cell multiplexing output module. The query module searches the physical layer device, the pre-selection module and selection module determine whether to pre-select or select the physical layer device, the cell transmission control module stores the data, and the cell multiplexing output module performs multiplexing output to the cell. The invention not only meets the requirement of the UTOPIA protocol, but also fulfils the query and selection operation not defined in the protocol. The added pre-selection module can minimize the ATM layer device's responding time of the data transmission to the physical layer devices after being found.
Description
Technical field
The present invention relates to data communication field, specifically, relate to the ATM cell multiplex circuit and the method for a plurality of physical layer devices to an ATM (Asynchronous Transfer Mode, asynchronous transfer mode) layer device.
Background technology
UTOPIA Level 2 agreements are about the multiplexing agreement of ATM cell in the ATM cell transmission system, and it has stipulated the interface relationship between 1 ATM layer device and a plurality of physical layer (PHY) device.
Fig. 1 is the structure chart of fundamental relation between physical layer and the ATM layer device, this transmission system comprises 1 ATM layer device and a plurality of physical layer device, interface signal between physical layer device and the ATM layer device has totally 6 kinds of RxClk, RxAddr, RxClav, RxData, RxEnb and RxSoc, and ATM cell is transferred to the ATM layer device from physical layer device under the control of these signals.Stipulate in the UTOPIA Leve2 agreement that 1 ATM layer device can carry out multiplexing to the physical cell from 31 physical layer devices at most.
Understand for convenient, introduce the implication of above-mentioned 6 kinds of interface signals below.
The RxClk signal is the clock signal of ATM layer device and physical layer device interface, will leave in the memory cell of ATM layer device from the ATM cell of physical layer device at the rising edge ATM of RxClk signal layer device.
The RxAddr signal is 5 bit address buses between ATM layer device and the physical layer device, is to be used for the ATM layer device physical layer device is inquired about, and when address that physical layer device obtains being complementary, just gives the ATM layer device with the RxClav signal feedback.The RxAddr signal comprises two kinds of outputs, and a kind of is the address of the physical layer device inquired about, and another kind is inserted in the 1F signal between the address of physical layer device between being.
Whether the RxClav signal is that cell can obtain signal, and after physical layer device was received inquire address from the ATM layer device, related physical layer device clockwise ATM layer device when the next one sent this signal, have cell to need to send in order to tell the ATM layer device.The RxClav signal comprises three kinds of situations, and when having the cell that needs transmission, this signal is a high level; When receiving invalid inquire address, this signal is a high resistant; When the cell that do not need to send, keep low level.
The RxEnb signal is the transfer of data enable signal, and is effective when low level; Represent when this signal is effective that the ATM layer device is carrying out transfer of data, otherwise represent that then data/address bus is in idle condition, can handle at any time and wait the ATM cell sent out.
The RxData signal is the data/address bus that is used for transmitting from the ATM cell of physical layer device, the ATM layer device by this data/address bus with corresponding storage in the memory cell of ATM layer device.
The RxSoc signal is the cell commencing signal of physical layer cell, and the effective width of this signal is that first byte of a clock and physical layer cell is effective simultaneously.
Fig. 2, Fig. 3 have provided ATM layer device and the sequential relationship of physical layer device between different situations lower interface signal, and when Fig. 2 was illustrated in transfer of data, Fig. 3 was illustrated in data/address bus during the free time.
The ATM layer device mainly comprises two functions, and the one, to carrying out Data Receiving to the physical layer cell of PHY T, it is stored in the memory cell from physical layer device PHY1; The secondth, by 5 address wires all physical layer devices to be inquired about, searching need be carried out the physical layer device of transfer of data, two kinds of function parallelization operations.In the process of transfer of data, the inquire address that physical layer device sends according to the ATM layer device provides a RxClav signal, if when containing the physical cell that remains to be sent out, high level RXClav signal of physical layer device feedback is given the ATM layer device.
In Fig. 2, the ATM layer device utilizes the RxClk signal to the output of sampling of RxAddr address bus, and the address of these outputs is used for physical layer device is inquired about.During clock 1 arrives clock 14, because the RxEnb signal is a low level, data/address bus RxData is in data transmission state, so though the ATM layer device inquires N-3 and two physical layer devices of N+3 meet the demands, can not choose these two devices at once.When clock 15, the RxEnb signal becomes high level, and the ATM layer device was selected one and chosen in N-3 and N+3 this moment, and what Fig. 2 represented is that this device of N+3 is selected, then the ATM cell from physical layer device N+3 is carried out transfer of data, and continue the inquiry work of physical layer device simultaneously.Physical layer device detect from the RxEnb signal of ATM layer device effectively after, at once the physical cell of corresponding physical layer device is transmitted, and is made the RxSoc signal effective in first byte of this cell.
Among Fig. 3, the ATM layer device is when inquiring about physical layer device, and data/address bus just in time is in idle condition, so, at once the N-3 device is chosen at next cycle when being high to the RxClav signal the 15th cycle detection when the ATM layer device.
More than be in UTOPIA Level 2 agreements to the basic description of ATM layer device and physical layer device input interface, this agreement specified in more detail the interface mode between physical layer device and the ATM layer device, utilize this agreement to realize data multiplex to atm layer cell.But choosing in the operation to physical layer device, UTOPIA Level 2 agreements do not have the shortest time of utilization that physical layer device is chosen, make the transmission bandwidth of whole ATM cell not be fully used, also specifically do not provide simultaneously and realize inquiry and choose method of operating.Also there is not at present to find to have the document of specific implementation Rx port cell multiplex technique.
Summary of the invention
Technical problem to be solved by this invention is to provide a kind of ATM cell multiplex circuit and method, can realize that the ATM layer device is multiplexing to the cell of physical layer device, finishes the exchanges data between user and the wideband data.
ATM cell multiplex circuit of the present invention comprises buffer group, enquiry module, pre-selects module, chooses module, cell storage control module and the multiplexing output module of cell;
Described buffer group comprises the buffer identical with the physical layer device number, is used to store the cell of corresponding physical layer device; Described buffer can adopt RAM to constitute;
Described enquiry module is inquired about physical layer device according to the state of described buffer, seeks to comprise and waits first physical layer device of posting a letter;
Describedly pre-select module, be used for when data/address bus is busy the physical layer device that contains the unit that remains to be posted a letter is chosen, for the described module of choosing is prepared;
The described module of choosing is used to choose the physical layer device that need carry out the cell transmission;
Described cell storage control module is stored in the described buffer group according to the cell of the described content of choosing module with the physical layer device chosen;
The multiplexing output module of described cell is read the cell that is stored in the described buffer group successively according to the state of described buffer, carries out and goes here and there conversion back output.
A kind of ATM cell multiplexing method may further comprise the steps:
One, according to cell store status in the buffer group and current device, the cyclic query corresponding physical layer device chosen;
Two, detect " cell can obtain " signal that physical layer device returns, judge that whether this physical layer device remains the physical cell sent out, if having, then carries out step 3; If do not have, then detect " cell can obtain " signal of next physical layer device, repeating step two;
Three, judge whether the current data bus is in running order, if then carry out step 4; If not, then carry out step 5;
Whether four, detection pre-selects state effective, if effectively, then existing other physical layer devices of expression are pre-selected, and keep current state; If invalid, then pre-select the current physical layer device that inquires; Return step 3;
Whether five, detection pre-selects state effective, if effectively, then choose the physical layer device that has been pre-selected, and removing pre-selects state; If invalid, then choose the current physical layer device that inquires;
Six, according to the address of the physical layer device of choosing the cell on the data/address bus is stored in the buffer group, and different cells is carried out multiplexing output according to the store status of buffer.
ATM cell multiplex circuit of the present invention and method not only can satisfy the requirement of UTOPIA agreement, and to not having the inquiry of stipulating in the agreement and choosing operation to carry out concrete realization, its inquiry way can provide fair relatively data transfer bandwidth to different physical layer devices, makes all physical layer devices realize transfer of data under the condition of justice; The present invention has also increased and has pre-selected module, and handles on sequential, makes the ATM layer device reach the shortest to the response time that this device carries out transfer of data after finding effective physical layer device.In addition, stipulate in the UTOPIA agreement each ATM layer device at most can with 31 physical layer device interfaces, the present invention makes query context enlarge by increasing an interface signal, can inquire about maximum 32 devices.
Description of drawings
Fig. 1 is the annexation figure between ATM layer device and the physical layer device in the UTOPIA agreement.
Fig. 2 is the sequential chart of interface signal when data/address bus is busy between ATM layer device and the physical layer device in the UTOPIA agreement.
Fig. 3 be in the UTOPIA agreement between ATM layer device and the physical layer device interface signal be in the sequential chart of idle condition at data/address bus.
Fig. 4 is the schematic diagram that ATM cell is transmitted between physical layer device and ATM layer device.
Fig. 5 is the structural representation of ATM cell multiplex circuit of the present invention.
Fig. 6 is the flow chart that ATM cell multiplex circuit of the present invention is inquired about and chosen.
Fig. 7 is the interface relationship figure that adopts physical layer device and ATM layer device behind the present invention.
Fig. 8 adopts ATM layer device of the present invention and the interface signal sequential chart of physical layer device when data/address bus is busy.
Fig. 9 adopts ATM layer device of the present invention and the interface signal sequential chart of physical layer device when data/address bus is idle.
Embodiment
Below in conjunction with accompanying drawing, the present invention is described in further detail.
The physical layer device that provides among the agreement UTOPIA Level 2 and the interface relationship figure of ATM layer device are provided Fig. 1, T physical layer device and 1 ATM layer device are by RxClk, RxAddr, RxData, RxEnb, RxClav and the mutual interface of Rxsoc as can be seen, and wherein the width of inquire address RxAddr is 5.
Fig. 2 and Fig. 3 are the physical layer device that provides in the agreement and the interface sequence figure between the ATM layer device, and Fig. 2 is the sequential relationship when carrying out transfer of data, and Fig. 3 is the sequential relationship when not carrying out transfer of data.From Fig. 2,3 RxAddr signal as can be seen, the output of inquire address is not carried out continuously, and the inquire address that front and back are twice does not have necessary relation; Separated by the 1F signal between per two inquire addresses, purpose is to occur warfare between the inquire address in order to prevent.In addition no matter also be non-data transmission state at data transmission state, inquiring of physical layer device chosen the time that needs two cycles at least at every turn, for sequential relationship shown in Figure 2, if the inquire address in first cycle before DTD is not an effective address, but 1F then chooses the needed response time longer by inquiring.
Fig. 4 is the schematic diagram of physical layer cell transmission between physical layer device and the ATM layer device.The ATM layer device comprises two parts, is respectively that multiplex circuit is conciliate multiplex circuit, and the effect of multiplex circuit is the physical layer cell from physical layer device to be carried out multiplexing, sends through serial data link then; The effect of demultiplexing circuit is with the data demultiplexing from serial data link, is transferred to physical layer device then.What the present invention relates to is multiplex circuit.
Fig. 5 is the structural representation of ATM cell multiplex circuit of the present invention.The ATM cell multiplex circuit comprises buffer group, enquiry module, pre-selects module, chooses module, cell storage control module and the multiplexing output module of cell.
The buffer group comprises the buffer identical with the physical layer device number, is used to store the cell of corresponding physical layer device, can adopt RAM to constitute.
Enquiry module mainly is that physical layer device is inquired about, and seeks to comprise and waits first physical layer device of posting a letter; Enquiry module is at first judged the current state of this buffer according to the full flag bit of buffer, corresponding physical layer device is inquired about in order to judging whether, when completely flag bit is effective, illustrate that this memory is in full state, can not continue to deposit more physical layer cell again, cover otherwise can produce data, cause loss of data; If flag bit is invalid, illustrate that buffer is in non-full state, can continue to store other physical cell, enquiry module is inquired about the corresponding physical layer device like this, after physical layer device is received the address that the ATM layer device sends, to ATM layer device feedback RxClav signal, enquiry module detects the RxClav signal again.
The cell storage control module is that the cell of the physical layer device of choosing is stored in the buffer.This module mainly is made up of cell pointer and two modules of byte pointer, and the function of cell pointer is that the cell from different physical layer devices is controlled, and will leave in from the cell of different physical layer devices in the buffer separately; Byte pointer is that the cell from same physical layer device is controlled, and each byte of cell is left in the appropriate address of buffer.
Pre-selecting module is to choose containing first physical layer device that remains to be posted a letter, and prepares for choosing module.The ATM cell multiplex circuit only just uses when carrying out the cell transmission and pre-selects module, when the RxEnb signal is effective, pre-selecting module detects the RxClav signal from physical layer device, when this signal is high level and when not having other physical layer device to be pre-selected, pre-selects module and pre-select successfully.
Choosing module is to choose the physical layer device that need carry out cell transmission, chooses module to choose needed physical layer device by two approach, and a kind of is to determine the physical layer device chosen according to the current state that pre-selects; Another kind is to choose module directly to choose physical layer device according to the request for information of enquiry module.
The cell that the multiplexing output module of cell will be stored in the buffer is read successively, then the parallel data of reading is carried out and go here and there conversion back output, the cell that needs in all like this physical layer devices to transmit just can be by a data wire output, thereby realize that cell is multiplexing, this module can be realized by a parallel-to-serial converter.
The course of work of ATM cell multiplex circuit of the present invention is as follows: enquiry module is according to the cell store status of each buffer in the buffer group, effective inquire address is exported to external physical layer device, and the corresponding physical layer device sends the RxClav signal then; After pre-selecting module and choosing module to receive the RxClav signal, according to this RxClav signal, pre-select the sign and the RxEnb signal, judge whether current physical layer device is pre-selected or chooses operation, wherein pre-select sign and produce, represent to exist the physical layer device that pre-selects when high when pre-selecting to be masked as by pre-selecting module; Represent the physical layer device that do not pre-select when low when pre-selecting to be masked as.In elected effectively behind the physical layer device, tell the cell transmission control module with the address of the physical layer device chosen, the cell transmission control module is stored the data on the data bus according to the address of choosing, and the buffer group is distributed to enquiry module and the multiplexing output module of cell with the store status of each physical layer device simultaneously.At last, the multiplexing output module of cell determines whether cell is carried out multiplexing output according to store status.
The process of operation is inquired about and chosen to following foundation flow chart description shown in Figure 6 cell multiplex circuit of the present invention.After system initialization is finished, the cell multiplex circuit detects the full flag bit of the pairing RAM of first physical layer device, it is full to judge whether RAM has write, if full scale will is effective, illustrate that then this RAM is in full state, need not first physical layer device is inquired about this moment, because even Query Result is effective, can not carry out transfer of data, otherwise can produce data and cover phenomenon, cause transfer of data to be made mistakes, the cell multiplex circuit continues the full scale will of the RAM of the next physical layer device of detection; If full scale will is invalid, it is full to illustrate that then RAM does not write, and can carry out the cell transmission to this device.
After the RAM that inquires certain physics layer device correspondence was in vacant state, enquiry module was inquired about this physical layer device, and after physical layer device received inquiry, feedback RxClav signal was given the cell multiplex circuit.The cell multiplex circuit detects the RxClav signal from physical layer device, judging whether this physical layer device contains remains the physical cell sent out, if this signal is a low level, then explanation does not need the cell handled, otherwise then explanation need be carried out the cell transmission.
After the cell multiplex circuit detects effective RxClav signal, the state that the judgment data bus is current, whether the system of checking is in the transfer of data.If data/address bus is in running order, then can not choose the effective physical layer device that inquires, further detect and pre-select state, judge whether to be in and pre-select state, if it is effective to pre-select state, then existing other physical layer devices of explanation are pre-selected, if it is invalid to pre-select state, then pre-select the current physical layer device that inquires at once; If data/address bus is in idle condition, then situation about pre-selecting is detected, if contained the physical layer device that pre-selects, then the physical layer device that pre-selects is chosen, carry out clear operation to pre-selecting module then; The physical layer device that if there is no pre-selects is then chosen current effective physical layer device of finding at once.
Fig. 7 is the interface relationship figure of physical layer device of the present invention and ATM layer device, contrast Fig. 1, the present invention has increased a RxValid signal as can be seen, this signal is to be used to represent whether the address signal from the ATM layer device to physical layer device is effective, when the RxValid signal is high level, illustrate that the address of mailing to physical layer device is an effective address; When the RxValid signal is low level, illustrate that the address on the address bus is invalid address.Because the width of inquire address is 5 in UTOPIA Level 2 agreements, and in order to prevent the competition on the address bus, need effective address be separated with the 1F signal when physical layer device is inquired about, therefore 1 ATM layer device can only external 31 physical layer devices.And in the present invention, to be used to distinguish the 1F signal be effective address or invalid address owing to introduced the RxValid signal, therefore the query context of physical layer device can be increased to 32.
Fig. 8 and Fig. 9 are the interface signal of physical layer device among the present invention and the ATM layer device timing diagram when data/address bus is busy and idle respectively.The present invention obtains fair relatively cell transmission opportunity in order to realize each physical layer device cell, and the inquiry and the choosing of active parts of physical layer device proposed concrete implementation method.The present invention adopts the method for cyclic query that physical layer device is inquired about, and after the initialization of system was finished, enquiry module since 0 address device inquiry, was 1 address device then at first, successively inquiry, to the last a physical layer device.After the one query samsara finished, the ATM layer device was inquired about physical layer device successively since 0 address again, moves in circles.The priority difference that each physical layer device is inquired about under this inquiry mode, simultaneously because endless form is adopted in inquiry, the priority of each physical layer device is always in continuous change, and the possibility that different components obtains different inquiry priority is identical.Regulation is when cell transmits in the UTOPIA agreement, if the ATM layer device inquires a physical layer device that contains the unit that remains to be posted a letter, can continue other physical layer device is inquired about, after the current cell end of transmission, choose one of them active parts to carry out transfer of data, as shown in Figure 2.Present invention may also be embodied in to inquire and continue other device of inquiry behind the active parts, but different choosing on the mode of active parts with agreement.The present invention is owing to adopt the method for cyclic query, therefore when the RxEnb signal is effective, be that data/address bus is when transmitting, the active parts the highest to priority pre-selects, as shown in Figure 8, because the priority of C is higher than D, so contain when remaining to be posted a letter unit when system finds the C device, system pre-selects C.Because the ATM layer device adopts the cyclic query method have priority, so the active parts that inquires for the first time the highest device of all active parts medium priorities always.When the RxEnb invalidating signal, when promptly data/address bus is idle,, then choose module at once the device that pre-selects to be chosen if there has been the physical layer device that pre-selects; The physical layer device that if there is no pre-selects, the cell multiplex circuit is chosen the corresponding physical layer device at once after detecting effective RxClav signal.Because the priority that physical layer device is inquired about is continuous circulation change, thereby the chance that each device is preferentially chosen is all identical.The present invention has carried out pre-selecting operation when the RxEnb signal is effective, therefore just can choose operation to pre-selecting device in first cycle of RxEnb invalidating signal; If do not pre-select, then when a last cell transmits last byte, and inquire address is invalid 1F, must postpone a clock cycle to just choosing of next physical layer device so.And under the situation of RxEnb invalidating signal, the present invention also can choose effective physical layer device when inquiring effective RxClav signal at once, has shortened the response time that produces owing to choosing, as shown in Figure 9.
Claims (6)
1, a kind of cell multiplex circuit of asynchronous transfer mode is characterized in that, comprises buffer group, enquiry module, pre-selects module, chooses module, cell storage control module and the multiplexing output module of cell;
Described buffer group comprises the buffer identical with the physical layer device number, is used to store the cell of corresponding physical layer device;
Described enquiry module is inquired about physical layer device according to the state of described buffer, seeks the physical layer device that comprises outgoing data;
Describedly pre-select module, be used for when data/address bus is busy the physical layer device that contains the unit that remains to be posted a letter is pre-selected, for the described module of choosing is prepared;
The described module of choosing is used to choose the physical layer device that need carry out the cell transmission;
Described cell storage control module is stored in the described buffer group according to the cell of the described content of choosing module with the physical layer device chosen;
The multiplexing output module of described cell is read the cell that is stored in the described buffer group successively according to the state of described buffer, carries out and goes here and there conversion back output.
2, the cell multiplex circuit of asynchronous transfer mode according to claim 1, it is characterized in that: described buffer is RAM.
3, the cell multiplex circuit of asynchronous transfer mode according to claim 1 is characterized in that: described cell storage control module comprises cell pointer and two modules of byte pointer; Described cell pointer module is controlled the cell from different physical layer devices, will leave in from the cell of different physical layer devices in the buffer separately; Described byte pointer module is controlled the cell from same physical layer device, and each byte of cell is left in the appropriate address of buffer.
4, according to the cell multiplex circuit of the described asynchronous transfer mode of the arbitrary claim of claim 1 to 3, it is characterized in that: the multiplexing output module of described cell is a parallel serial conversion module.
5, a kind of cell multiplexing method of asynchronous transfer mode is characterized in that, may further comprise the steps:
One, according to cell store status in the buffer group and current device, the cyclic query corresponding physical layer device chosen;
Two, detect " cell can obtain " signal that physical layer device returns, judge that whether this physical layer device remains the physical cell sent out, if having, then carries out step 3; If do not have, then detect " cell can obtain " signal of next physical layer device, repeating step two;
Three, judge whether the current data bus is in running order, if then carry out step 4; If not, then carry out step 5;
Whether four, detection pre-selects state effective, if effectively, then existing other physical layer devices of expression are pre-selected, and keep current state; If invalid, then pre-select the current physical layer device that inquires; Return step 3;
Whether five, detection pre-selects state effective, if effectively, then choose the physical layer device that has been pre-selected, and removing pre-selects state; If invalid, then choose the current physical layer device that inquires;
Six, according to the address of the physical layer device of choosing the cell on the data/address bus is stored in the buffer group, and different cells is carried out multiplexing output according to the store status of buffer.
6, the cell multiplexing method of asynchronous transfer mode according to claim 5, it is characterized in that, step 1 inquiry physical layer device is further comprising the steps of: at first, judge the current state of this buffer according to the full flag bit of 0 address physical layer device corresponding cache device, if full flag bit is effective, illustrate that then this buffer is in full state, its corresponding physical layer device is not inquired about; If full flag bit is invalid, illustrate that then this buffer is in non-full state, inquiry corresponding physical layer device; Then, detect the full flag bit of 1 address physical layer device corresponding cache device; Detect according to this, to the last the physical layer device corresponding cache device of an address; After the one query samsara finished, the ATM layer device was inquired about since 0 address again.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB021120099A CN100393052C (en) | 2002-06-05 | 2002-06-05 | Cell multiplexing circuit and method on asynchronous transmission mode |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB021120099A CN100393052C (en) | 2002-06-05 | 2002-06-05 | Cell multiplexing circuit and method on asynchronous transmission mode |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1464689A true CN1464689A (en) | 2003-12-31 |
| CN100393052C CN100393052C (en) | 2008-06-04 |
Family
ID=29741993
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB021120099A Expired - Fee Related CN100393052C (en) | 2002-06-05 | 2002-06-05 | Cell multiplexing circuit and method on asynchronous transmission mode |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100393052C (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2011054273A1 (en) * | 2009-11-06 | 2011-05-12 | 中兴通讯股份有限公司 | Device and method for multi-cell time slot multiplexing |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100223298B1 (en) * | 1997-02-12 | 1999-10-15 | 서평원 | Terminal interfacing apparatus of b-isdn |
| WO2000033487A1 (en) * | 1998-12-01 | 2000-06-08 | Samsung Electronics Co., Ltd. | Mobile communication system having atm-based connecting scheme |
| KR100372520B1 (en) * | 1999-11-05 | 2003-02-17 | 엘지전자 주식회사 | Apparatus For V5.2 Protocol Application Of A Base ATM |
-
2002
- 2002-06-05 CN CNB021120099A patent/CN100393052C/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2011054273A1 (en) * | 2009-11-06 | 2011-05-12 | 中兴通讯股份有限公司 | Device and method for multi-cell time slot multiplexing |
| CN101741720B (en) * | 2009-11-06 | 2013-01-16 | 中兴通讯股份有限公司 | Device and method for multichannel cell time slot multiplexing |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100393052C (en) | 2008-06-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1064500C (en) | Method and apparatus for temporarily storing data packets | |
| JP4090510B2 (en) | Computer interface for direct mapping of application data | |
| CN1075693C (en) | Object address tester for hardware package (group) router | |
| CN1159655C (en) | Multi-port internally cached DRAMS | |
| CN1043052A (en) | Communication conversion element | |
| EP0429882A2 (en) | Low-end high-performance switch subsystem architecture | |
| CN1221919A (en) | System for interchanging data between data processor units having processors interconnected by common bus | |
| CN1298593A (en) | AMPIC DRAM system in a telecommunication switch | |
| CN1051419C (en) | A queueing system for switches having "fast-circuit" properties | |
| CN1120652C (en) | Zn X n multiplexing switch | |
| CN1402478A (en) | Data package control system and communication method | |
| CN1450767A (en) | Data packet forwarding controller and method | |
| CN1622069A (en) | Apparatus for realizing access of driven devices on a unified bus by a plurality of active devices | |
| CN1929471A (en) | Device for dispatching and arbitration | |
| CN101075959A (en) | Method for allocating bandwidth dynamically to design on-chip network | |
| CN1166134C (en) | Stream line-type R/W method for shared memory | |
| CN1464689A (en) | Cell multiplexing circuit and method on asynchronous transmission mode | |
| CN1103522C (en) | Method and apparatus for detecting timeout of ATM reception packet | |
| CN1112001C (en) | Device and method for multiplexing cells of asynchronous transmission mode | |
| CN101043437A (en) | Method and apparatus for transmitting quickly operation, management and maintenance cell | |
| CN1684054A (en) | Matrix type bus connection system | |
| CN1522011A (en) | Dynamic buffer memory management ATM switching arrangement and switching method thereof | |
| CN1306772C (en) | Access method of short packet data | |
| CN1792068A (en) | Message memory for a communication protocol and method | |
| CN2816929Y (en) | Apparatus for realizing multiple driving devices conducting access to driven device on single bus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080604 Termination date: 20140605 |