CN1411211A - Ethernet exchange chip output queue management and dispatching method and device - Google Patents
Ethernet exchange chip output queue management and dispatching method and device Download PDFInfo
- Publication number
- CN1411211A CN1411211A CN 02108978 CN02108978A CN1411211A CN 1411211 A CN1411211 A CN 1411211A CN 02108978 CN02108978 CN 02108978 CN 02108978 A CN02108978 A CN 02108978A CN 1411211 A CN1411211 A CN 1411211A
- Authority
- CN
- China
- Prior art keywords
- multicast
- frame
- queue
- output
- formation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
A management method and device of Ethernet chip output quene is that a single/multi message control separation module outputs queue from the frame control module based on single, multimessage separation way of each interface, the single data frame control module sets single-message queue in mode with multiple priority queue and uses congestion control algorithm to safeguard the single queue, the multiple one organizes in a way of FIFO queue to apply congestion control algorithm to directly discard queue end then carry out single/multi message priority quene matched arrangement. After interface dispatch between interfaces and priority dispatch inside interface in output quene dispatches, if single/multiple in priority.
Description
[technical field]
The present invention relates to electric numerical data treatment technology and equipment, relate in particular to a kind of Ethernet switching chip output queue management and dispatching method and device.
[background technology]
The shared buffer memory formula Ethernet switching chip of storage-forward mode work, it is transmitted processing procedure and can be described below with following several treatment steps, as shown in Figure 1:
1, receive also data cached frame: the Frame that enters exchange chip from outside port is cached to the shared buffer memory through input interface, the distribution of shared buffer memory is managed by address pointer by caching management module, in the process of processing afterwards, the main body of Frame will be kept in the shared buffer memory all the time, have only the buffer address pointer in chip, to transmit, up to transmitting instruction issuing, according to the buffer address pointer outside port is read and sent to data by output interface from shared buffer memory again to output interface.
2, destination interface is searched: when Frame writes buffer memory, input interface module extracts from Frame and is used for information that frame is transmitted, with the address of Frame in buffer memory, send to forwarding engine, forwarding engine carries out the forwarding lookup operation according to these information to Frame, obtains the destination interface of Frame.Forwarding engine outputs to other information of the buffer address pointer of the forwarding destination interface of Frame, Frame, Frame component frame controll block FCB together to wait for scheduling output in the output queue management module.
3, output queue management: so-called output queue, be meant frame controll block FCB is lined up by the mode of every port output queue, wait outputs to outside port, the base attribute of formation is a fifo fifo, and the length of formation is limited, queue management is administration queue length at first, the frame controll block FCB that formation is lined up if desired then is called congested too much, queue management this moment process just need selectively abandon the frame controll block of some waiting lineses, so that formation normally moves, the first in first out behavior of administration queue is also wanted in queue management, guarantees that frame controll block FCB can enter and leave formation fast.
4, output scheduling: in general; in order to guarantee different service quality; each output port always has a plurality of output queues; and a plurality of ports also usually can have Frame to need output simultaneously; the output scheduling process is selected from a plurality of port queues exactly, has only current selected formation to deliver to the frame controll block FCB of queuing in the output interface.
5, send Frame: after output interface was received the frame controll block of scheduling output, the shared buffer memory address pointer according to wherein carrying read out Frame from shared buffer memory, send to external output port, and so far, the repeating process of ethernet data frame is finished.
In order to provide service quality to guarantee, Ethernet switching chip uses the mode of priority query to organize the output queue of every port usually, as shown in Figure 2, each port has m priority query, each need be forwarded to the Frame of certain port, can be forwarded engine is divided in certain priority according to its business demand, this Frame will enter the corresponding priority query of this port when output work queue, the output scheduling process need is formation of each selection from these formations of each port, and the frame controll block FCB that takes out in the formation sends.
From above process as can be seen, output queue management ability and output scheduling ability have great influence to the transfer capability and the performance quality of chip.
In order to solve output queue management and output scheduling problem, technical scheme commonly used as shown in Figure 3, each formation of all output ports all uses chained list to manage, be that each output queue will corresponding chained list in the chip, all these chained list common storage are in a queue management memory block, be the output queue chained list RAM among Fig. 3, because the access speed of output queue chained list RAM is limited, frame controll block FCB from forwarding engine uses the buffer memory of a fifo fifo type to preserve usually earlier, the output queue scheduler uses certain polling dispatching algorithm computation to choose which formation to export at every turn, all Frames enter formation and read formation and all finished by output queue management, the reading of concrete interpolation that is operating as the chained list afterbody and chained list head.
The operation more complicated of chained list, and multicast data frame need enter a plurality of output queues, the formation of going into is at this moment operated, just carrying out repeatedly chained list continuously adds, to become the bottleneck of system like this, and cause the frame controll block FCB of back to wait for, meeting bulk deposition in the fifo fifo buffer memory.
In this technical scheme, output queue chained list RAM of the common use of all chained lists, this chained list is a kind of data structure very flexibly, individual queue can be shared the resource of output queue chained list RAM, allow the length random variation of individual queue, show two output queues as Fig. 4, be formation 1 and formation 2, in each comfortable output queue chained list address ram one section, wherein dotted line is represented formation 1, solid line is represented formation 2, output queue leaves among the output queue chained list RAM, the corresponding ram cell of each address ram, and each ram cell is divided into two parts: the data division of chained list, the pointer part of chained list, when entering formation, Frame do not distinguish list, multicast data frame, formation use the mode of chain list index to couple together.
For such output queue organization and management mode, the scheduling output algorithm structure of its correspondence can be done following statement with reference to figure 5: the output queue scheduling is divided into two-level scheduler, and flow process is as follows:
Port Scheduling between a, port: because all output data frames all leave in the central shared buffer memory, a Frame output can only be arranged at every turn, therefore need between all output ports, to dispatch earlier, determine which port can output data frame, common polling algorithm has: WRR WRR, band deficit poll DRR etc.
Output queue scheduling in b, the port: after having selected output port, once select among a plurality of priority queries in each port again, determine finally can output data frame formation, common polling algorithm has: WRR WRR, band deficit poll DRR, improved deficit poll MDRR, strict priority poll, weighted-fair poll WFQ etc.
Obtain output queue number through such two-level scheduler, just can require the output queue management module to export the frame controll block FCB of corresponding formation head of the queue, be passed to output interface and carry out Frame and export.
Adopt the major defect of above technical scheme to be:
At first, because the shared output queue chained list RAM of all formations, and the access bandwidth of output queue chained list RAM is limited, for multicast data frame, it need be copied in a plurality of output queues, thereby need consumption plenty of time ability reproducible to finish, the speed bottle-neck that becomes prior art is duplicated in multicast like this, because the reproduction process of each multicast frame controll block FCB is slow, follow-up frame controll block FCB have to wait in going into the fifo fifo buffer memory of formation, cause increase time of delay on the one hand, on the other hand, can be caused Frame to abandon if fifo fifo piles, systematic function is had bigger influence because of the system handles underspeed.
Secondly, all clean culture and the multicast frame controll block FCB queuing that mixes in each formation, scheduler module is not separating unicast or multicast when carrying out poll, just carries out polling operation according to the distribution bandwidth of port.In fact, single, the quality of service requirement of multicast data frame on network is different, be mixed in the formation and then can't distinguish, cause between two kinds of Frames and interact, the service quality that can't provide, especially under the situation that multicast traffic is bigger, unicast traffic will be subjected to very big impact.
Once more, can't carry out congested control according to what the characteristics of clean culture and multicast traffic were treated with a certain discrimination, queue length is subjected to the exchange chip resource limit, impossible endless, if there is too many Frame controll block FCB to line up to an output queue, for guaranteeing the formation normal running, must adopt congestion avoidance algorithm, selectively abandon some Frames, and it is single, the characteristics of multicast data frame are different, it is also different that they stand the ability that Frame abandons, but single, multicast data frame is blended in a formation and makes and can't select to abandon at the flow characteristics of Frame, has influenced the use of queue resource.
[summary of the invention]
The object of the present invention is to provide the Ethernet switching chip output queue management and dispatching method and the device of a kind of rapid data processing and effective Resources allocation.
The output queue management and dispatching method that is adopted among the present invention is:
A. receive and data cached frame, that is: Frame is cached in the shared buffer memory through input interface, the distribution of shared buffer memory is managed by address pointer by caching management module, in the later processing procedure, the main body of Frame will be kept in the shared buffer memory all the time, up to transmitting instruction issuing, according to the buffer address pointer outside port is read and sent to data by output interface from shared buffer memory again to output interface;
B. destination interface searches, promptly, when Frame writes buffer memory, input interface extracts from Frame and is used for information that Frame is transmitted, with the address of Frame in buffer memory, send to forwarding engine, forwarding engine is transported to the output queue management module to other information of the buffer address pointer of the forwarding destination interface of Frame, Frame, Frame component frame controll block together;
C. the management of output queue, promptly, earlier the output queue of every port is organized according to the mode that list, multicast separate, in different ways unicast queue and multicast formation are provided with respectively then and organize, safeguard unicast queue and multicast formation respectively with congestion avoidance algorithm again;
D. output scheduling, promptly, at first before the dispatching algorithm operation, setting is mated in list, multicast priority query, make the priority setting of multicast formation corresponding, carry out the Port Scheduling between port then successively, priority scheduling in the port with the priority of unicast queue, single, multicast formation are delivered to the frame controll block of selected formation in the output interface at last;
E. after output interface was received the frame controll block of scheduling output, the shared buffer memory address pointer according to wherein carrying read out Frame from shared buffer memory, send to external output port.
In the management of output queue, unicast data frames controll block is provided with unicast queue by the mode of a plurality of priority queries, and multicast data frame controll block adopts independently multicast formation mode, and this multicast formation adopts the mode of fifo queue to organize; The congestion avoidance algorithm of multicast formation adopts the direct discarding method of tail of the queue; The congestion avoidance algorithm of unicast queue adopts at random, and early drop RED, cum rights WRED of early drop at random or tail of the queue heavily directly abandon; The multicast formation is provided with 2 at each port; In the output scheduling, list, multicast formation are arranged simultaneously in the priority, can adopt the dispatching algorithm of WRR WRR or strict priority, list, multicast formation are dispatched.
The technical scheme that the Ethernet switching chip output queue management and dispatching device of the above-mentioned output queue management and dispatching method of application is adopted among the present invention is: in Ethernet switching chip, comprise input interface, shared buffer memory, caching management module and output interface, when Frame writes buffer memory, input interface extracts from Frame and is used for information that frame is transmitted, with the address of Frame in buffer memory, send to forwarding engine, forwarding engine is transported to the output queue management module to frame controll block, it is characterized in that: comprise in the output queue management module that list/multicast message control separation module is with the list of frame controll block FCB by every port, the mode output queue that multicast separates, unicast data frames controll block FCB is provided with unicast queue through the arbitration that goes out to join the team of clean culture output queue by the mode of a plurality of priority queries, uses congestion avoidance algorithm to safeguard unicast queue; Multicast data frame controll block FCB goes out to join the team to arbitrate the independently multicast formation mode that adopts through the multicast output queue, this multicast formation adopts the mode of fifo fifo formation to organize, the congestion avoidance algorithm that adopts tail of the queue directly to abandon is safeguarded, carry out list then, coupling setting between multicast priority query, the priority that is about to the multicast formation is set to corresponding with the priority of corresponding unicast queue, in the output queue scheduler through behind the priority scheduling in Port Scheduling between port and the port, if list is arranged in the priority simultaneously, the multicast formation, then adopt dispatching algorithm to carry out list again, scheduling between the multicast formation, scheduling back output scheduling result, otherwise, direct output scheduling result.
In this Ethernet switching chip output queue management and dispatching device, the multicast formation can be provided with 2 at each port; The shared clean culture output queue chained list RAM of unicast queue; An independently multicast output queue data fifo RAM is adopted in the multicast formation at least; List, multicast formation are arranged in the priority simultaneously, can adopt the dispatching algorithm of WRR WRR or strict priority, list, multicast formation are dispatched.
Beneficial effect of the present invention is: in the present invention, will be single, the multi-case data frame queue separates, like this can be according to list, the characteristics of multicast traffic, adopt corresponding quick to clean culture and multicast output queue respectively, effective output queue mode and congestion avoidance algorithm, can guarantee the multicast data frame quick copy, and effective Resources allocation, utilize the coupling setting up procedure with single, the multicast output queue connects, adopt dispatching algorithm to dispatch, control is single flexibly, the multicast traffic bandwidth, make resource allocation optimization, therefore, the present invention can realize that rapid data is handled and effective Resources allocation.
Use independent multicast formation to manage to multicast data frame controll block FCB, each port is provided with 2 multicast formations generally is enough to support great majority to be used, make the multicast data frame quick copy, and needed cost is lower, can obtains cost-performance ratio preferably; List, multicast formation are arranged in priority simultaneously, adopt the dispatching algorithm of WRR WRR or strict priority, calculate simply, be easy to realize, further improved practicality of the present invention because of this dispatching algorithm; In the Ethernet switching chip output queue management and dispatching method, the congestion avoidance algorithm that the multicast formation adopts simple tail of the queue directly to abandon can be realized simply, calculate fast; In Ethernet switching chip output queue management and dispatching device, the shared clean culture output queue chained list RAM of unicast queue, an independently multicast output queue data fifo RAM is adopted in the multicast formation at least, interacting between list, multicast traffic significantly reduced, can be provided with and mate the service request of various flows flexibly, provide higher assurance list, the multicast data frame service quality on network.
In a word, the present invention can realize that rapid data is handled and effective Resources allocation, and calculating is simple, quick, and cost is low, the network service quality height.
[description of drawings]
Fig. 1 is existing exchange chip data handling procedure schematic diagram;
Fig. 2 is the output queue schematic diagram of existing switching chip port;
Fig. 3 is existing exchange chip queue management schematic diagram;
Fig. 4 is existing exchange chip output queue chain hoist pennants;
Fig. 5 is existing exchange chip scheduling output algorithm structural representation;
Fig. 6 is a multicast formation schematic diagram;
Fig. 7 is single, multicast priority query coupling schematic diagram;
Fig. 8 is scheduling output algorithm structural representation;
Fig. 9 is the structural representation of queue management scheduling of the present invention.
[embodiment]
With embodiment the present invention is described in further detail with reference to the accompanying drawings below:
According to Fig. 6, Fig. 7, Fig. 8 and Fig. 9, with reference to figure 1, in Ethernet switching chip, comprise input interface 1, shared buffer memory 2, caching management module 4 and output interface 3, when Frame writes buffer memory, input interface 1 extracts from Frame and is used for information that frame is transmitted, with the address of Frame in buffer memory, send to forwarding engine 5, forwarding engine 5 is transported to output queue management module 6 to frame controll block FCB, comprise in the output queue management module 6 that list/multicast message control separation module 61 is with the list of frame controll block FCB by every port, the mode output queue that multicast separates, as shown in Figure 9, unicast data frames controll block FCB through the clean culture output queue go out to join the team the arbitration 62 modes by a plurality of priority queries unicast queue is set, the shared clean culture output queue chained list RAM621 of unicast queue, use congestion avoidance algorithm to safeguard unicast queue, the congestion avoidance algorithm of unicast queue can adopt early drop RED at random, WRED of early drop at random or tail of the queue that cum rights is heavy directly abandon; Multicast data frame controll block FCB 63 adopts independently multicast formation mode through the arbitration that goes out to join the team of multicast output queue, the multicast formation is provided with 2 at each port, an independently multicast output queue data fifo RAM631 is adopted in the multicast formation, multicast formation as shown in Figure 6, this multicast formation adopts the mode of fifo fifo formation to organize, the congestion avoidance algorithm that adopts tail of the queue directly to abandon is safeguarded, carry out list then, coupling setting between multicast priority query, as shown in Figure 7, for example, certain clean culture has 4 priority queries, multicast has 2 priority queries, 2 priority just determining multicast when coupling is provided with are corresponding with which 2 of 4 priority of clean culture respectively, in this example, if 4 priority queries of clean culture are UQ1, UQ2, UQ3, UQ4,2 priority queries of multicast are MQ1, MQ2, if it is corresponding with UQ2 that MQ1 is set, MQ2 is corresponding with UQ4, has then obtained 4 such priority level: UQ1, UQ2﹠amp; MQ1, UQ3, UQ4﹠amp; MQ2, the priority of multicast formation is set to corresponding with the priority of corresponding unicast queue like this, priority scheduling in Port Scheduling in output queue scheduler 74 between the process port and the port, the dispatching algorithm of the Port Scheduling between port can adopt WRR WRR, deficit WRR DRR etc., the dispatching algorithm of priority scheduling can be in the port: WRR WRR, band deficit poll DRR, improved band deficit poll MDRR, strict priority poll etc., as shown in Figure 8, if list is arranged in the priority simultaneously, the multicast formation, then adopt dispatching algorithm to carry out list again, scheduling between the multicast formation, scheduling back output scheduling result, otherwise, direct output scheduling result, can adopt the dispatching algorithm of WRR WRR or strict priority here, to list, the multicast formation is dispatched, the frame controll block FCB of selected formation handle delivers in the output interface 3, after output interface 3 is received the frame controll block FCB of output queue scheduler 74 in scheduler module 7, according to shared buffer memory 2 address pointers that wherein carry, output interface 3 reads out Frame from shared buffer memory 2, send to external output port.
Claims (11)
1. Ethernet switching chip output queue management and dispatching method, this method may further comprise the steps:
A. receive and data cached frame, that is: Frame is cached in the shared buffer memory (2) through input interface (1), the distribution of shared buffer memory (2) is managed by address pointer by caching management module (4), in the later processing procedure, the main body of Frame will be kept in the shared buffer memory (2) all the time, up to transmitting instruction issuing, according to the buffer address pointer outside port is read and sent to data by output interface (3) from shared buffer memory (2) again to output interface (3);
B. destination interface searches, promptly, when Frame writes buffer memory, input interface (1) extracts from Frame and is used for information that Frame is transmitted, with the address of Frame in buffer memory, send to forwarding engine (5), forwarding engine (5) is transported to the output queue management module to other information of the buffer address pointer of the forwarding destination interface of Frame, Frame, Frame component frame controll block together (FCB);
C. the management of output queue, promptly, earlier the output queue of every port is organized according to the mode that list, multicast separate, in different ways unicast queue and multicast formation are provided with respectively then and organize, safeguard unicast queue and multicast formation respectively with congestion avoidance algorithm again;
D. output scheduling, promptly, at first before the dispatching algorithm operation, setting is mated in list, multicast priority query, make the priority setting of multicast formation corresponding, carry out the Port Scheduling between port then successively, priority scheduling in the port with the priority of unicast queue, single, multicast formation are delivered to the frame controll block (FCB) of selected formation in the output interface (3) at last;
E. after output interface (3) is received the frame controll block (FCB) of scheduling output,, Frame is read out from shared buffer memory (2), send to external output port according to the shared buffer memory of wherein carrying (2) address pointer.
2. Ethernet switching chip output queue management and dispatching method according to claim 1, it is characterized in that: in the management of described output queue, unicast data frames controll block (FCB) is provided with unicast queue by the mode of a plurality of priority queries, multicast data frame controll block (FCB) adopts independently multicast formation mode, and this multicast formation adopts the mode of first in first out (FIFO) formation to organize.
3. Ethernet switching chip output queue management and dispatching method according to claim 1 and 2 is characterized in that: the congestion avoidance algorithm of described multicast formation adopts the direct discarding method of tail of the queue.
4. Ethernet switching chip output queue management and dispatching method according to claim 1 and 2 is characterized in that: the congestion avoidance algorithm of described unicast queue adopts early drop (RED) at random, early drop at random (WRED) or tail of the queue that cum rights is heavy directly to abandon.
5. Ethernet switching chip output queue management and dispatching method according to claim 1 and 2 is characterized in that: described multicast formation is provided with 2 at each port.
6. Ethernet switching chip output queue management and dispatching method according to claim 1, it is characterized in that: in the described output scheduling, list, multicast formation are arranged in the priority simultaneously, can adopt the dispatching algorithm of WRR (WRR) or strict priority, list, multicast formation are dispatched.
7. an application rights requires the Ethernet switching chip output queue management and dispatching device of 1 described output queue management and dispatching method, in Ethernet switching chip, comprise input interface, shared buffer memory, caching management module and output interface, when Frame writes buffer memory, input interface extracts from Frame and is used for information that frame is transmitted, with the address of Frame in buffer memory, send to forwarding engine, forwarding engine is transported to the output queue management module to frame controll block, it is characterized in that: comprise in the output queue management module (6) that list/multicast message control separation module (61) is with the list of frame controll block (FCB) by every port, the mode output queue that multicast separates, unicast data frames controll block (FCB) is provided with unicast queue through the arbitration (62) that goes out to join the team of clean culture output queue by the mode of a plurality of priority queries, uses congestion avoidance algorithm to safeguard unicast queue; Multicast data frame controll block (FCB) adopts independently multicast formation mode through the arbitration (63) that goes out to join the team of multicast output queue, this multicast formation adopts the mode of first in first out (FIFO) formation to organize, the congestion avoidance algorithm that adopts tail of the queue directly to abandon is safeguarded, carry out list then, coupling setting between multicast priority query, the priority that is about to the multicast formation is set to corresponding with the priority of corresponding unicast queue, in output queue scheduler (74) through behind the priority scheduling in Port Scheduling between port and the port, if list is arranged in the priority simultaneously, the multicast formation, then adopt dispatching algorithm to carry out list again, scheduling between the multicast formation, scheduling back output scheduling result, otherwise, direct output scheduling result.
8. Ethernet switching chip output queue management and dispatching device according to claim 7 is characterized in that: described multicast formation is provided with 2 at each port.
9. Ethernet switching chip output queue management and dispatching device according to claim 7 is characterized in that: the shared clean culture output queue chained list RAM of described unicast queue (621).
10. according to claim 7 or 8 described Ethernet switching chip output queue management and dispatching devices, it is characterized in that: an independently multicast output queue data fifo RAM (631) is adopted in described multicast formation at least.
11. Ethernet switching chip output queue management and dispatching device according to claim 7, it is characterized in that: list, multicast formation are arranged in the described priority simultaneously, can adopt the dispatching algorithm of WRR (WRR) or strict priority, list, multicast formation are dispatched.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB021089787A CN1146192C (en) | 2002-04-17 | 2002-04-17 | Ethernet exchange chip output queue management and dispatching method and device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB021089787A CN1146192C (en) | 2002-04-17 | 2002-04-17 | Ethernet exchange chip output queue management and dispatching method and device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1411211A true CN1411211A (en) | 2003-04-16 |
| CN1146192C CN1146192C (en) | 2004-04-14 |
Family
ID=4740428
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB021089787A Expired - Fee Related CN1146192C (en) | 2002-04-17 | 2002-04-17 | Ethernet exchange chip output queue management and dispatching method and device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1146192C (en) |
Cited By (45)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1310485C (en) * | 2003-06-27 | 2007-04-11 | 英特尔公司 | Method and system for open-loop congestion control in a system fabric |
| CN1311670C (en) * | 2003-06-27 | 2007-04-18 | 英特尔公司 | Method and system for a network node for attachment to switch fabrics |
| CN100359888C (en) * | 2003-11-27 | 2008-01-02 | 华为技术有限公司 | A data poll dispatching method |
| CN100382522C (en) * | 2003-08-04 | 2008-04-16 | 浙江中控技术股份有限公司 | Method for realizing deterministic communication dispatch of ethernet |
| CN100438494C (en) * | 2004-12-17 | 2008-11-26 | 迈普（四川）通信技术有限公司 | Method of reliable transmission in Ethernet multicasting |
| CN100455141C (en) * | 2003-11-19 | 2009-01-21 | 烽火通信科技股份有限公司 | Method for realizing large capacity synchronous optical network and SDH cross unit |
| CN101263680B (en) * | 2005-09-13 | 2010-05-19 | 国际商业机器公司 | Method and device for scheduling unicast and multicast traffic in an interconnecting fabric |
| CN1823509B (en) * | 2003-08-07 | 2010-07-28 | 思科技术公司 | Wireless-aware network switch and switch ASIC |
| CN1984046B (en) * | 2005-12-14 | 2010-09-01 | 阿拉克斯拉网络株式会社 | Packet transmission apparatus and method for multicast packets |
| CN101848150A (en) * | 2010-04-26 | 2010-09-29 | 华为技术有限公司 | Method and device for maintaining count value of multicast counter |
| WO2011006398A1 (en) * | 2009-07-14 | 2011-01-20 | 华为技术有限公司 | Data exchange method and data exchange structure |
| CN1968274B (en) * | 2005-07-04 | 2011-06-01 | 三星电子株式会社 | Apparatus and method for scheduling data in a modem |
| CN1913488B (en) * | 2004-12-29 | 2011-07-27 | 阿尔卡特公司 | Predictive congestion management in a data communications switch using traffic and system statistics |
| CN102170401A (en) * | 2011-05-27 | 2011-08-31 | 杭州华三通信技术有限公司 | Method and device of data processing |
| CN101345699B (en) * | 2007-07-12 | 2011-09-21 | 中兴通讯股份有限公司 | Method and system for implementing resource allocation in next generation network |
| CN101771598B (en) * | 2008-12-31 | 2012-01-11 | 中国航空工业第一集团公司第六三一研究所 | Communication dispatching method of real-time Ethernet |
| CN101529822B (en) * | 2006-06-15 | 2012-01-11 | 诺基亚西门子通信有限公司 | Method for packet classification based on the protocol type and on priorities |
| CN102437929A (en) * | 2011-12-16 | 2012-05-02 | 华为技术有限公司 | Method and device for de-queuing data in queue manager |
| CN102594663A (en) * | 2012-02-01 | 2012-07-18 | 中兴通讯股份有限公司 | Queue scheduling method and device |
| CN101507186B (en) * | 2006-09-04 | 2012-11-14 | 艾利森电话股份有限公司 | Ethernet switching |
| US8325603B2 (en) | 2009-07-01 | 2012-12-04 | Huawei Technologies Co., Ltd. | Method and apparatus for dequeuing data |
| CN101325541B (en) * | 2007-06-11 | 2012-12-05 | 大唐移动通信设备有限公司 | Method and system for controlling flow of Iub port band width |
| CN102821045A (en) * | 2012-08-03 | 2012-12-12 | 中兴通讯股份有限公司 | Method and device for copying multicast message |
| CN101032119B (en) * | 2004-09-29 | 2012-12-12 | 英特尔公司 | Integrated circuit capable of routing multicast data packets using device vectors |
| CN103051560A (en) * | 2013-01-07 | 2013-04-17 | 浙江工商大学 | Implementation method for retransmitting and controlling congestion control in separating system |
| CN103516621A (en) * | 2012-06-29 | 2014-01-15 | 中兴通讯股份有限公司 | Method and device for queue scheduling |
| CN103761194A (en) * | 2013-12-28 | 2014-04-30 | 华为技术有限公司 | Memory management method and device |
| CN104125168A (en) * | 2013-04-27 | 2014-10-29 | 中兴通讯股份有限公司 | A scheduling method and system for shared resources |
| TWI476601B (en) * | 2011-09-30 | 2015-03-11 | Broadcom Corp | System and method for improving multicast performance in banked shared memory architectures |
| CN104580010A (en) * | 2013-10-24 | 2015-04-29 | 华为技术有限公司 | Communication queue processing method, device and system |
| CN105024943A (en) * | 2014-04-17 | 2015-11-04 | 罗伯特·博世有限公司 | Method for selecting one of several queues |
| CN106161274A (en) * | 2016-07-18 | 2016-11-23 | 醴陵恒茂电子科技有限公司 | Frame information physical copy method and system in Ethernet switching chip |
| CN107948094A (en) * | 2017-10-20 | 2018-04-20 | 西安电子科技大学 | A kind of high speed data frame Lothrus apterus is joined the team the device and method of processing |
| CN108964823A (en) * | 2018-07-05 | 2018-12-07 | 湖南铁路科技职业技术学院 | Ethernet data processing method with double engines, system and device |
| CN108989233A (en) * | 2017-06-05 | 2018-12-11 | 华为技术有限公司 | Congestion management and device |
| CN110691047A (en) * | 2019-09-03 | 2020-01-14 | 中国航空工业集团公司西安飞行自动控制研究所 | Switch data forwarding method and device |
| CN111131089A (en) * | 2019-12-24 | 2020-05-08 | 西安电子科技大学 | Queue management method for improving multicast service HOL blocking |
| CN111865838A (en) * | 2020-07-21 | 2020-10-30 | 深圳市风云实业有限公司 | Multichannel data transmission system of signal |
| CN113067778A (en) * | 2021-06-04 | 2021-07-02 | 新华三半导体技术有限公司 | Flow management method and flow management chip |
| CN113821457A (en) * | 2021-10-11 | 2021-12-21 | 芯河半导体科技(无锡)有限公司 | High-performance read-write linked list caching device and method |
| CN113904997A (en) * | 2021-10-21 | 2022-01-07 | 烽火通信科技股份有限公司 | Method and device for caching and scheduling multi-priority service at receiving end of switching chip |
| CN114415969A (en) * | 2022-02-09 | 2022-04-29 | 杭州云合智网技术有限公司 | Dynamic storage method for message of switching chip |
| CN115118679A (en) * | 2022-06-30 | 2022-09-27 | 西安微电子技术研究所 | Quick forwarding system for management frame of Ethernet exchanger |
| CN115473862A (en) * | 2022-04-24 | 2022-12-13 | 中国人民解放军战略支援部队信息工程大学 | Method and system for avoiding multicast packet head blocking of switch chip |
| CN108964823B (en) * | 2018-07-05 | 2024-04-30 | 湖南铁路科技职业技术学院 | Ethernet dual-engine data processing method and system |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100421420C (en) * | 2005-08-02 | 2008-09-24 | 华为技术有限公司 | Method for dispatching variable length data packet queue in crossbar switching matrix |
| CN101938404B (en) * | 2009-07-01 | 2012-11-28 | 中兴通讯股份有限公司 | Random early detection method and device for data flow management |
-
2002
- 2002-04-17 CN CNB021089787A patent/CN1146192C/en not_active Expired - Fee Related
Cited By (64)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1310485C (en) * | 2003-06-27 | 2007-04-11 | 英特尔公司 | Method and system for open-loop congestion control in a system fabric |
| CN1311670C (en) * | 2003-06-27 | 2007-04-18 | 英特尔公司 | Method and system for a network node for attachment to switch fabrics |
| CN100382522C (en) * | 2003-08-04 | 2008-04-16 | 浙江中控技术股份有限公司 | Method for realizing deterministic communication dispatch of ethernet |
| CN1823509B (en) * | 2003-08-07 | 2010-07-28 | 思科技术公司 | Wireless-aware network switch and switch ASIC |
| CN100455141C (en) * | 2003-11-19 | 2009-01-21 | 烽火通信科技股份有限公司 | Method for realizing large capacity synchronous optical network and SDH cross unit |
| CN100359888C (en) * | 2003-11-27 | 2008-01-02 | 华为技术有限公司 | A data poll dispatching method |
| CN101032119B (en) * | 2004-09-29 | 2012-12-12 | 英特尔公司 | Integrated circuit capable of routing multicast data packets using device vectors |
| CN100438494C (en) * | 2004-12-17 | 2008-11-26 | 迈普（四川）通信技术有限公司 | Method of reliable transmission in Ethernet multicasting |
| CN1913488B (en) * | 2004-12-29 | 2011-07-27 | 阿尔卡特公司 | Predictive congestion management in a data communications switch using traffic and system statistics |
| CN1968274B (en) * | 2005-07-04 | 2011-06-01 | 三星电子株式会社 | Apparatus and method for scheduling data in a modem |
| CN101263680B (en) * | 2005-09-13 | 2010-05-19 | 国际商业机器公司 | Method and device for scheduling unicast and multicast traffic in an interconnecting fabric |
| CN1984046B (en) * | 2005-12-14 | 2010-09-01 | 阿拉克斯拉网络株式会社 | Packet transmission apparatus and method for multicast packets |
| CN101529822B (en) * | 2006-06-15 | 2012-01-11 | 诺基亚西门子通信有限公司 | Method for packet classification based on the protocol type and on priorities |
| CN101507186B (en) * | 2006-09-04 | 2012-11-14 | 艾利森电话股份有限公司 | Ethernet switching |
| CN101325541B (en) * | 2007-06-11 | 2012-12-05 | 大唐移动通信设备有限公司 | Method and system for controlling flow of Iub port band width |
| CN101345699B (en) * | 2007-07-12 | 2011-09-21 | 中兴通讯股份有限公司 | Method and system for implementing resource allocation in next generation network |
| CN101771598B (en) * | 2008-12-31 | 2012-01-11 | 中国航空工业第一集团公司第六三一研究所 | Communication dispatching method of real-time Ethernet |
| US8325603B2 (en) | 2009-07-01 | 2012-12-04 | Huawei Technologies Co., Ltd. | Method and apparatus for dequeuing data |
| CN101958824B (en) * | 2009-07-14 | 2012-06-27 | 华为技术有限公司 | Data exchange method and data exchange structure |
| US8750323B2 (en) | 2009-07-14 | 2014-06-10 | Huawei Technologies Co., Ltd. | Method for switching data and structure for switching data |
| WO2011006398A1 (en) * | 2009-07-14 | 2011-01-20 | 华为技术有限公司 | Data exchange method and data exchange structure |
| CN101848150A (en) * | 2010-04-26 | 2010-09-29 | 华为技术有限公司 | Method and device for maintaining count value of multicast counter |
| CN102170401A (en) * | 2011-05-27 | 2011-08-31 | 杭州华三通信技术有限公司 | Method and device of data processing |
| CN102170401B (en) * | 2011-05-27 | 2014-04-09 | 浙江宇视科技有限公司 | Method and device of data processing |
| TWI476601B (en) * | 2011-09-30 | 2015-03-11 | Broadcom Corp | System and method for improving multicast performance in banked shared memory architectures |
| CN102437929B (en) * | 2011-12-16 | 2014-05-07 | 华为技术有限公司 | Method and device for de-queuing data in queue manager |
| CN102437929A (en) * | 2011-12-16 | 2012-05-02 | 华为技术有限公司 | Method and device for de-queuing data in queue manager |
| CN102594663A (en) * | 2012-02-01 | 2012-07-18 | 中兴通讯股份有限公司 | Queue scheduling method and device |
| CN103516621A (en) * | 2012-06-29 | 2014-01-15 | 中兴通讯股份有限公司 | Method and device for queue scheduling |
| CN103516621B (en) * | 2012-06-29 | 2017-11-17 | 中兴通讯股份有限公司 | The method and apparatus of queue scheduling |
| WO2014019511A1 (en) * | 2012-08-03 | 2014-02-06 | 中兴通讯股份有限公司 | Multicast message replication method and device |
| CN102821045A (en) * | 2012-08-03 | 2012-12-12 | 中兴通讯股份有限公司 | Method and device for copying multicast message |
| US9407447B2 (en) | 2012-08-03 | 2016-08-02 | Zte Corporation | Multicast message replication method and device |
| CN102821045B (en) * | 2012-08-03 | 2015-07-22 | 中兴通讯股份有限公司 | Method and device for copying multicast message |
| CN103051560A (en) * | 2013-01-07 | 2013-04-17 | 浙江工商大学 | Implementation method for retransmitting and controlling congestion control in separating system |
| CN103051560B (en) * | 2013-01-07 | 2015-06-03 | 浙江工商大学 | Implementation method for retransmitting and controlling congestion control in separating system |
| CN104125168A (en) * | 2013-04-27 | 2014-10-29 | 中兴通讯股份有限公司 | A scheduling method and system for shared resources |
| WO2014173166A1 (en) * | 2013-04-27 | 2014-10-30 | 中兴通讯股份有限公司 | Shared resource scheduling method and system |
| CN104580010A (en) * | 2013-10-24 | 2015-04-29 | 华为技术有限公司 | Communication queue processing method, device and system |
| CN103761194B (en) * | 2013-12-28 | 2017-06-06 | 华为技术有限公司 | A kind of EMS memory management process and device |
| CN103761194A (en) * | 2013-12-28 | 2014-04-30 | 华为技术有限公司 | Memory management method and device |
| CN105024943B (en) * | 2014-04-17 | 2020-04-14 | 罗伯特·博世有限公司 | Method and storage medium for selecting a waiting queue from which to extract a transmission data segment |
| CN105024943A (en) * | 2014-04-17 | 2015-11-04 | 罗伯特·博世有限公司 | Method for selecting one of several queues |
| CN106161274A (en) * | 2016-07-18 | 2016-11-23 | 醴陵恒茂电子科技有限公司 | Frame information physical copy method and system in Ethernet switching chip |
| CN108989233B (en) * | 2017-06-05 | 2021-10-19 | 华为技术有限公司 | Congestion management method and device |
| CN108989233A (en) * | 2017-06-05 | 2018-12-11 | 华为技术有限公司 | Congestion management and device |
| CN107948094A (en) * | 2017-10-20 | 2018-04-20 | 西安电子科技大学 | A kind of high speed data frame Lothrus apterus is joined the team the device and method of processing |
| CN107948094B (en) * | 2017-10-20 | 2020-01-03 | 西安电子科技大学 | Device and method for conflict-free enqueue processing of high-speed data frames |
| CN108964823A (en) * | 2018-07-05 | 2018-12-07 | 湖南铁路科技职业技术学院 | Ethernet data processing method with double engines, system and device |
| CN108964823B (en) * | 2018-07-05 | 2024-04-30 | 湖南铁路科技职业技术学院 | Ethernet dual-engine data processing method and system |
| CN110691047A (en) * | 2019-09-03 | 2020-01-14 | 中国航空工业集团公司西安飞行自动控制研究所 | Switch data forwarding method and device |
| CN110691047B (en) * | 2019-09-03 | 2022-03-15 | 中国航空工业集团公司西安飞行自动控制研究所 | Switch data forwarding method and device |
| CN111131089A (en) * | 2019-12-24 | 2020-05-08 | 西安电子科技大学 | Queue management method for improving multicast service HOL blocking |
| CN111865838B (en) * | 2020-07-21 | 2022-03-08 | 深圳市风云实业有限公司 | Multichannel data transmission system of signal |
| CN111865838A (en) * | 2020-07-21 | 2020-10-30 | 深圳市风云实业有限公司 | Multichannel data transmission system of signal |
| CN113067778A (en) * | 2021-06-04 | 2021-07-02 | 新华三半导体技术有限公司 | Flow management method and flow management chip |
| CN113821457A (en) * | 2021-10-11 | 2021-12-21 | 芯河半导体科技(无锡)有限公司 | High-performance read-write linked list caching device and method |
| CN113904997A (en) * | 2021-10-21 | 2022-01-07 | 烽火通信科技股份有限公司 | Method and device for caching and scheduling multi-priority service at receiving end of switching chip |
| CN113904997B (en) * | 2021-10-21 | 2024-02-23 | 烽火通信科技股份有限公司 | Method and device for caching and scheduling multi-priority service of receiving end of switching chip |
| CN114415969A (en) * | 2022-02-09 | 2022-04-29 | 杭州云合智网技术有限公司 | Dynamic storage method for message of switching chip |
| CN114415969B (en) * | 2022-02-09 | 2023-09-29 | 杭州云合智网技术有限公司 | Method for dynamically storing messages of exchange chip |
| CN115473862A (en) * | 2022-04-24 | 2022-12-13 | 中国人民解放军战略支援部队信息工程大学 | Method and system for avoiding multicast packet head blocking of switch chip |
| CN115118679A (en) * | 2022-06-30 | 2022-09-27 | 西安微电子技术研究所 | Quick forwarding system for management frame of Ethernet exchanger |
| CN115118679B (en) * | 2022-06-30 | 2023-09-26 | 西安微电子技术研究所 | Quick forwarding system for Ethernet exchanger management frame |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1146192C (en) | 2004-04-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1146192C (en) | Ethernet exchange chip output queue management and dispatching method and device | |
| CN1064500C (en) | Method and apparatus for temporarily storing data packets | |
| CN1201532C (en) | Quick-circulating port dispatcher for high-volume asynchronous transmission mode exchange | |
| CN1097913C (en) | ATM throttling | |
| EP0886939B1 (en) | Efficient output-request packet switch and method | |
| EP1264430B1 (en) | Non-consecutive data readout scheduler | |
| US6473428B1 (en) | Multi-threaded, multi-cast switch | |
| US8442063B1 (en) | System and method for scheduling unicast and multicast traffic | |
| CN1819523A (en) | Parallel interchanging switching designing method | |
| CN100345132C (en) | Parallel processing method and system | |
| US8199764B2 (en) | Scalable approach to large scale queuing through dynamic resource allocation | |
| US6970466B2 (en) | Packet switching apparatus | |
| US20050190779A1 (en) | Scalable approach to large scale queuing through dynamic resource allocation | |
| CN1426666A (en) | Method and apparatus for managing packet queues in switches | |
| US7020712B1 (en) | Reducing CPU overhead in the forwarding process in an inbound/outbound controller for a router | |
| US20030147394A1 (en) | Network switch with parallel working of look-up engine and network processor | |
| US7269158B2 (en) | Method of operating a crossbar switch | |
| US7424027B2 (en) | Head of line blockage avoidance system and method of operation thereof | |
| US7158512B1 (en) | System and method for scheduling a cross-bar | |
| CN1853379A (en) | System and method for providing quality of service in asynchronous transfer mode cell transmission | |
| EP0969631A2 (en) | Packet switch system with simplified bus control | |
| CN1728682A (en) | Switching system and switching method based on length variable packet | |
| US20010014098A1 (en) | Multi-mode scheduler, apparatus including multi-mode scheduler and multi-mode scheduling method | |
| CN1221109C (en) | Load balance type exchanging equipment and device having multi-stage buffer | |
| CA2347592C (en) | Improvements in or relating to packet switches |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: SHENZHEN HAISI SEMICONDUCTOR CO., LTD. Free format text: FORMER OWNER: HUAWEI TECHNOLOGY CO., LTD. Effective date: 20081010 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20081010 Address after: HUAWEI electric production center, Bantian HUAWEI base, Longgang District, Shenzhen, Guangdong Patentee after: Haisi Semiconductor Co., Ltd., Shenzhen Address before: Guangdong Shenzhen science and Technology Park HUAWEI road user service center building intellectual property department Patentee before: Huawei Technologies Co., Ltd. |
|
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20040414 Termination date: 20150417 |
|
| EXPY | Termination of patent right or utility model |