CN1381884A - EEPROM unit and its preparing process - Google Patents
EEPROM unit and its preparing process Download PDFInfo
- Publication number
- CN1381884A CN1381884A CN01110708.1A CN01110708A CN1381884A CN 1381884 A CN1381884 A CN 1381884A CN 01110708 A CN01110708 A CN 01110708A CN 1381884 A CN1381884 A CN 1381884A
- Authority
- CN
- China
- Prior art keywords
- semiconductor substrate
- eeprom unit
- type groove
- grid
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 38
- 230000008569 process Effects 0.000 title description 12
- 239000000758 substrate Substances 0.000 claims abstract description 63
- 238000004519 manufacturing process Methods 0.000 claims abstract description 29
- 239000004065 semiconductor Substances 0.000 claims description 40
- 229910052710 silicon Inorganic materials 0.000 claims description 25
- 239000010703 silicon Substances 0.000 claims description 25
- 238000007667 floating Methods 0.000 claims description 23
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 17
- 238000005530 etching Methods 0.000 claims description 14
- 210000003323 beak Anatomy 0.000 claims description 8
- 230000003647 oxidation Effects 0.000 claims description 7
- 238000007254 oxidation reaction Methods 0.000 claims description 7
- 239000000463 material Substances 0.000 claims description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 5
- 229920005591 polysilicon Polymers 0.000 claims description 5
- 238000006396 nitration reaction Methods 0.000 claims description 4
- 230000015572 biosynthetic process Effects 0.000 claims description 3
- 230000001590 oxidative effect Effects 0.000 abstract 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 23
- 239000000377 silicon dioxide Substances 0.000 description 11
- 235000012239 silicon dioxide Nutrition 0.000 description 10
- 150000003376 silicon Chemical class 0.000 description 8
- KFZMGEQAYNKOFK-UHFFFAOYSA-N Isopropanol Chemical compound CC(C)O KFZMGEQAYNKOFK-UHFFFAOYSA-N 0.000 description 6
- 229910052581 Si3N4 Inorganic materials 0.000 description 5
- 230000005684 electric field Effects 0.000 description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- KWYUFKZDYYNOTN-UHFFFAOYSA-M Potassium hydroxide Chemical compound [OH-].[K+] KWYUFKZDYYNOTN-UHFFFAOYSA-M 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 230000000994 depressogenic effect Effects 0.000 description 3
- 238000002347 injection Methods 0.000 description 3
- 239000007924 injection Substances 0.000 description 3
- 238000012163 sequencing technique Methods 0.000 description 3
- 230000005641 tunneling Effects 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- 241000293849 Cordylanthus Species 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- HAYXDMNJJFVXCI-UHFFFAOYSA-N arsenic(5+) Chemical group [As+5] HAYXDMNJJFVXCI-UHFFFAOYSA-N 0.000 description 1
- 229910001423 beryllium ion Inorganic materials 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000001808 coupling effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000012467 final product Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 239000000047 product Substances 0.000 description 1
- NHDHVHZZCFYRSB-UHFFFAOYSA-N pyriproxyfen Chemical compound C=1C=CC=NC=1OC(C)COC(C=C1)=CC=C1OC1=CC=CC=C1 NHDHVHZZCFYRSB-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Landscapes
- Non-Volatile Memory (AREA)
Abstract
A process for preparing EEPROM unit features that a substrate with special lattice arranging direction is used, and a local oxidizing of Si is used to generate sharp points on the said substrate for easy erasing and lower operation voltage. A self-aligned procedure is used for higher integrated level.
Description
The invention relates to a kind of semiconductor memory component, particularly relevant for a kind of local oxidation of silicon manufacture process (LOCOS) of utilizing to form cusp, make electronics remove a kind of more easily EEPROM unit and manufacture method thereof.
EEPROM (Electrically Erasable Programmable Read Only Memo) (Electrical Erasable ProgrammableRead Only Memory, with EEPROM be called for short it thereafter) for the extensive memory element of employing of the institute of information electronic product now, constituted with floating grid (floating gate) transistor arrangement; For clarity sake, at this, please refer to existing EEPROM unit shown in the 1st figure, is to be arranged on the silicon substrate 10, and is formed with one source pole 11, one drain electrodes 15 in it, and raceway groove (channel) 13.Silicon substrate 10 surfaces above drain electrode 15 then are a thin oxide layer (thin oxide) 12 in regular turn, one floating grid 14, one dielectric layer 18, an and control grid (control gate) 16, surface at control grid 16 and silicon substrate 10 then is formed with one silica layer 19 and field oxide FOX, to make the usefulness of insulation.
Shown in the 1st figure, this existing EEPROM unit is by passing through this thin oxide layer 12, the Fu Le of the about 8 ~ 10nm of its thickness-Nore De Hamu (Fowler-Nordheim, F-N) tunnel effect (tunneling effect) and carry out the action of write-in program and obliterated data.When carrying out sequencing (program), be to apply a high voltage in 15 of the control grid 16 of this assembly and drain electrodes with obliterated data; The high voltage that adds to control grid 16 this moment is because of being capacitively coupled to floating grid 14, thereby produces high electric field at thin oxide layer 12 places, makes electronics pass this thin oxide layer 12 these floating grids 14 of injection because of tunnel effect by drain electrode 15.Otherwise, in the time of writing data, then apply a high voltage in the drain region 15 and 16 of grids of control, same, because the capacitive coupling effect, so thin oxide layer 12 places produce high electric field, make electronics pass this thin oxide layer 12 because of tunnel effect by floating grid 14 and inject these drain electrodes 15.
Yet, when this EEPROM unit writes the operation of data carrying out sequencing, often must provide high voltage; And obviously, its manufacture process is not autoregistration manufacture process (self-aligned), thereby reduces the integrated level of assembly.
In view of this, one object of the present invention is to provide a kind of EEPROM unit and manufacture method thereof, and the manufacture process of its manufacture method is autoregistration.
Another object of the present invention is to provide a kind of EEPROM unit and manufacture method thereof, its memory cell can have the characteristic of low voltage operating.
Purpose of the present invention can reach by following measure:
A kind of manufacture method of EEPROM unit comprises following step:
The semiconductor substrate is provided, and on this semiconductor substrate, forms an insulant, and this insulant has a rostriform tip;
The formation one V-type groove that this semiconductor substrate of etching makes, and this V-type groove is this tip of this insulant of next-door neighbour;
In this semiconductor substrate, form the pair of source be separated by each other, and the person is this tip and this V-type groove that surrounds this insulant one of in these source/drain regions; And
Form in regular turn in the top of this semiconductor substrate between these source/drain electrodes dielectric layer between a gate dielectric, a floating grid, grid, with a control grid.
A kind of EEPROM unit comprises:
The semiconductor substrate has a V-type groove, and this V-type groove has at least one cusp;
Pair of source/drain electrode, being separated by each other is arranged in this semiconductor substrate, and the person surrounds this V-type groove one of in these source/drain electrodes; And
Dielectric layer between one gate dielectric, a floating grid, grid, with a control grid, be the top that is arranged at this semiconductor substrate between these source/drain electrodes in regular turn.
The present invention has following advantage compared to existing technology:
In order to reach one object of the present invention, provide a kind of manufacture method of EEPROM unit, comprise the following steps: to provide the semiconductor substrate, it has the lattice arrangement of particular orientation, and form an insulant on this semiconductor substrate, and this insulant has beak shaped tip.Next, this semiconductor substrate is carried out etching because the arrangement of its lattice has specific direction, therefore after etching the semiconductor substrate that forms be shaped as a V-type groove with cusp.Then in this semiconductor substrate, form a pair of source/drain electrode of being separated by each other, and this tip and this V-type groove are all surrounded in this source/drain electrode, afterwards, form in regular turn in the surface of this semiconductor substrate dielectric layer between a gate dielectric, a floating grid, grid, with a control grid, thereby finish the manufacturing of an EEPROM unit.
Be noted that at this generation of cusp of the present invention and groove is utilize to form an insulant with beak shape, and be mask with it that this has etching the semiconductor substrate of special lattice arrangement direction and form, the manufacture process of black box is autoregistration.
In order to reach another object of the present invention, provide a kind of EEPROM unit, comprise: the semiconductor substrate, and in this semiconductor substrate, has a V-type groove, and this V-type groove has at least one cusp, and this semiconductor substrate has specific lattice arrangement direction.In addition, still comprise pair of source/drain electrode in this semiconductor substrate, being separated by each other is arranged in this semiconductor substrate, and a groove is surrounded in this source/drain electrode respectively.In addition, a dielectric layer and a control grid between a gate dielectric, a floating grid, grid then are being set in regular turn on the semiconductor substrate between this source/drain electrode.
Wherein, when desiring to carry out sequencing or wiping data since near the electric field strength the cusp in the above-mentioned structure to be higher than average field intensity many, thereby can reduce operating voltage, and make the injection of electronics or wipe more convenient.
For above-mentioned purpose of the present invention, feature and advantage can be become apparent, a preferred embodiment cited below particularly, and conjunction with figs. are described in detail below:
The 1st figure is the structural section of existing EEPROM; And
The 2A ~ 2H figure shows the manufacturing process profile according to EEPROM of the present invention.
Symbol description
10 silicon substrates, 11 source electrodes
12 thin oxide layers, 13 raceway grooves
15 drain electrodes of 14 floating grids
Dielectric layer between 16 control grids, 18 grid
19 silicon oxide layer FOX field oxides
20 silicon substrates, 21 silicon nitride layers
22 depressed parts, 23 silicon dioxide things
231,232 tips, 24,25 V-type grooves
241,251 sources/drain electrode P1, P2, P3, P4 cusp
26 gate oxides, 27 floating grids
28 dielectric layers, 29 control grids
The FOX field oxide
Next, please refer to the flow process profile shown in 2A to the 2G figure, more specifically to understand preferred embodiment according to EEPROM unit manufacture method of the present invention.
Please scheme referring to 2A, provide the semiconductor substrate, for example be the P type silicon substrate 20 of the direction of lattice arrangement, and be formed with spacer thereon for (100), in order to defining the active region of assembly, and its thickness is between 4000 ~ 8000 dusts as field oxide FOX; And insulant, the situation shown in 2B figure, the method for its formation defines the silicon nitride layer 21 of its pattern for the surface at this silicon substrate 20 forms earlier one deck through etching, and it has a depressed part 22; Then, please scheme referring to 2C, be with local oxidation of silicon manufacture process (LOCOS), form silicon dioxide thing 23 at these depressed part 22 places, its thickness and is formed with the tip 231 and 232 of tool beak shape (Bird ' s Beak) at the intersection of this silicon dioxide thing 23 and this silicon nitride layer 21 between 800 ~ 2000 dusts; Be noted that at this this silicon dioxide thing 23 can be used as the follow-up required etching shielding layer of etching V-type groove that will form; And its tip 231 and 232 with beak shape is in order to form one of condition of cusp of the present invention.
Next, the step that carry out is that this semiconductor substrate of etching makes it to form a V-type groove with cusp, and this V-type groove is the tip of this insulant of next-door neighbour; At first, with reference to 2D figure, will remove this silicon nitride layer 21 earlier, for example, with anisotropic etching method (anisotropicetching), etching is positioned at this silicon nitride layer 21 on these silicon substrate 20 surfaces; Next, please scheme referring to 2E, be to be etching mask with this silicon dioxide thing 23 and this field oxide FOX with beak shape, operating weight percentage is 23.4% potassium hydroxide, 13.3% isopropyl alcohol (isopropyl alcohol) and 63% water are the mixed liquid of etching, lattice arrangement is carried out wet etching (wet etching) for the silicon substrate 20 of (100), because lattice direction difference, therefore etch-rate is also different, satisfy and in this silicon substrate 20, form a V-type groove, by the profile sight be 70.6 ° V- type groove 24 and 25 for having angle ψ, and it has cusp P1 and P2 respectively; Wherein, the account form of above-mentioned ψ angle is: ψ=180-54.7 * 2=70.6.
And then, the step that carry out is for forming the pair of source be separated by each other in this semiconductor substrate, and the person is this tip and this groove that surrounds this insulant one of in these source/drain regions; For example, shown in 2F figure, be ion implantation mask with this field oxide FOX and this silicon dioxide thing 23, utilizing ion implantation, by the ion of V- type groove 24 and 25 injection N types, for example is arsenic ion, to this silicon substrate 20, to form source electrode 241 and drain electrode 251.
Afterwards, form in regular turn in the top of this semiconductor substrate between these source/drain electrodes dielectric layer between a gate dielectric, a floating grid, grid, with a control grid; For example, please refer to 2G figure, because therefore the tip 231 and 232 that the silicon dioxide thing 23 that is deposited has the beak shape, after removing this silicon dioxide thing 23, has also formed two cusp P3 and P4 in the surface of this silicon substrate 20; Then, again with thermal oxidation method (thermal oxidation), forming a gate dielectric 26 in these silicon substrate 20 surfaces with V- type groove 24,25, for example be silicon dioxide layer, and its thickness is between 200 ~ 600 dusts; Note generally in order to form the method for grid oxic horizon (that is tunnel oxide, tunneling oxide) at this, thin based on its thickness requirement, and the quality height, therefore must be formed with thermal oxidation method; And, forming a floating grid 27 in regular turn in the surface of this gate dielectric 26 with chemical vapour deposition technique (CVD), its material is a polysilicon, and its thickness is between 800 ~ 2000 dusts; Dielectric layer 28 between one grid, for example be the structure of oxide layer/nitration case/oxide layer (O/N/O), and its thickness are about 200 dusts; And one control grid 29, its material is a polysilicon, and its thickness is between 800 ~ 2000 dusts; So far, finish the manufacturing of an EEPROM unit.
Shown in 2H figure, the structure of EEPROM unit of the present invention is to be arranged on the silicon substrate 20, comprising: pair of source/ drain electrode 241 and 251, and being separated by each other is arranged in this silicon substrate 20; One by the formed floating grid 27 of polysilicon, is to be positioned at this top to source/ drain electrode 241 and 251, and more comprises a gate dielectric 26 at this floating grid 27 and 20 of this silicon substrates, is formed by silicon dioxide; Cusp P1 ~ P4 is the intersection that is formed at 20 of this gate dielectric 26 and this silicon substrates; And one control grid 29, be the top that is positioned at this floating grid 27; In addition, between this control grid 29 and this floating grid 27, more comprise dielectric layer 28 between grid, constituted by oxide layer/nitration case/oxide layer.
The structural feature of EEPROM (Electrically Erasable Programmable Read Only Memo) of the present invention mainly is the cusp that is manufacturing between its manufacture process, can allow wiping of electronics more convenient, thereby reduce its operating voltage.Right cusp forms former because: (1) is formed beak type oxide in local oxidation of silicon process (LOCOS), and the lattice arrangement direction of (2) its silicon substrate of selecting for use, therefore can allow follow-up etch process form cusp on this silicon substrate.In addition, because near the electric field strength most advanced and sophisticated is more than the several times of average field-strength, thereby can reach the purpose that reduces operating voltage, and make removing of electronics more convenient.
Generally speaking, produce its electric field of F-N tunnel (tunneling) must suppose gate dielectric 200 ~ 600 dusts, and the field intensity of cusp be 10 times of average field-strength greater than 10MV/cm, and then the voltage difference of floating grid and drain electrode only needs 2V ~ 6V to get final product.Compared to the required voltage difference 10V ~ 20V of gate dielectric 100 ~ 200 dusts of traditional components, operating voltage required for the present invention obviously greatly reduces.
Therefore, the new construction of EEPROM (Electrically Erasable Programmable Read Only Memo) proposed by the invention not only has the advantage of low voltage operating; Obviously, in its process steps, also can find autoregistration (self-aligned) process that forms of its total, thereby can reach the purpose of high productive setization.And, and reduce the generation of defective (defect) because the thickness of gate dielectric of the present invention than the gate dielectric bed thickness of traditional components, also can improve the reliability (reliability) of assembly.
Though the present invention discloses as above with preferred embodiment; right its is not in order to limiting the present invention, anyly has the knack of this skill person, without departing from the spirit and scope of the present invention; when can doing to change and retouching, so protection scope of the present invention is when looking claim and being as the criterion in conjunction with specification and accompanying drawing.
Claims (18)
1. the manufacture method of an EEPROM unit is characterized in that: comprise following step:
The semiconductor substrate is provided, and on this semiconductor substrate, forms an insulant, and this insulant has a rostriform tip;
The formation one V-type groove that this semiconductor substrate of etching makes, and this V-type groove is close to this tip of this insulant;
In this semiconductor substrate, form the pair of source be separated by each other, and be this tip and this V-type groove that surrounds this insulant one of in these source/drain regions; And
Form in regular turn in the top of this semiconductor substrate between these source/drain electrodes dielectric layer between a gate dielectric, a floating grid, grid, with a control grid.
2. the manufacture method of EEPROM unit as claimed in claim 1, it is characterized in that: comprise that still this semiconductor substrate of etching makes into another V-type groove, it is close to another tip of this insulant, and another person in these source/drain regions is this another most advanced and sophisticated and this another V-type groove that surrounds this insulant.
3. the manufacture method of the described EEPROM unit of claim 1 is characterized in that: after forming these source/drain regions, more comprise removing this insulant.
4. the manufacture method of EEPROM unit as claimed in claim 1, it is characterized in that: the material of this gate dielectric is a Si oxide.
5. the manufacture method of EEPROM unit as claimed in claim 1, it is characterized in that: the material of dielectric layer is oxide layer/nitration case/oxide layer between these grid.
6. the manufacture method of EEPROM unit as claimed in claim 1 is characterized in that: wherein, this semiconductor substrate is the silicon substrate of lattice arrangement direction for (100).
7. the manufacture method of EEPROM unit as claimed in claim 1 is characterized in that: wherein this insulant is for the formed beak type of selective oxidation method Si oxide.
8. the manufacture method of EEPROM unit as claimed in claim 1, it is characterized in that: wherein, the angle of this V-type groove cusp is about 70.6 °.
9. the manufacture method of EEPROM unit as claimed in claim 1, it is characterized in that: wherein, this floating grid and this control grid are made of polysilicon.
10. EEPROM unit is characterized in that: comprising:
The semiconductor substrate has a V-type groove, and this V-type groove has at least one cusp;
Pair of source/drain electrode, being separated by each other is arranged in this semiconductor substrate, and is to surround this V-type groove one of in these source/drain electrodes; And
Dielectric layer between one gate dielectric, a floating grid, grid, with a control grid, be arranged at the top of this semiconductor substrate between these source/drain electrodes in regular turn.
11. EEPROM unit as claimed in claim 10 is characterized in that: this semiconductor substrate still comprises another V-type groove, and another person in these source/drain regions surrounds this another V-type groove.
12. EEPROM unit as claimed in claim 10 is characterized in that: on this semiconductor substrate, more comprise a rostriform tip, be close to these V-type grooves respectively.
13. EEPROM unit as claimed in claim 10 is characterized in that: the material of dielectric layer is oxide layer/nitration case/oxide layer between these grid.
14. EEPROM unit as claimed in claim 10 is characterized in that this semiconductor substrate is the silicon substrate of lattice arrangement direction for (100).
15. the described EEPROM unit of claim 11 is characterized in that: this semiconductor substrate is the silicon substrate of lattice arrangement direction for (100).
16. EEPROM unit as claimed in claim 10 is characterized in that: the angle of this V-type groove cusp is about 70.6 °.
17. EEPROM unit as claimed in claim 10 is characterized in that: this floating grid and this control grid are made of polysilicon.
18. EEPROM unit as claimed in claim 10, the material that it is characterized in that this gate dielectric is a Si oxide.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB011107081A CN1178293C (en) | 2001-04-13 | 2001-04-13 | EEPROM unit and its preparing process |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB011107081A CN1178293C (en) | 2001-04-13 | 2001-04-13 | EEPROM unit and its preparing process |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1381884A true CN1381884A (en) | 2002-11-27 |
| CN1178293C CN1178293C (en) | 2004-12-01 |
Family
ID=4658776
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB011107081A Expired - Fee Related CN1178293C (en) | 2001-04-13 | 2001-04-13 | EEPROM unit and its preparing process |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1178293C (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101188248B (en) * | 2006-11-21 | 2011-06-15 | 国际商业机器公司 | CMOS structure and its making method |
| CN104900650A (en) * | 2014-03-05 | 2015-09-09 | 力晶科技股份有限公司 | Split gate flash memory and manufacturing method thereof |
-
2001
- 2001-04-13 CN CNB011107081A patent/CN1178293C/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101188248B (en) * | 2006-11-21 | 2011-06-15 | 国际商业机器公司 | CMOS structure and its making method |
| CN104900650A (en) * | 2014-03-05 | 2015-09-09 | 力晶科技股份有限公司 | Split gate flash memory and manufacturing method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1178293C (en) | 2004-12-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7462906B2 (en) | Flash memory process with high voltage LDMOS embedded | |
| CN1115911A (en) | Eeprom cell with isolation transistor and methods for making and operating the same | |
| CN1661784A (en) | Self-aligned split-gate nonvolatile memory structure and a method of making the same | |
| US20040084719A1 (en) | Flash with finger-like floating gate | |
| CN1917234A (en) | Low-k spacer structure for flash memory | |
| CN1650431A (en) | Nonvolatile memory and method of manufacturing the same | |
| US20030227047A1 (en) | Split-gate flash memory structure and method of manufacture | |
| CN100568508C (en) | Symmetrical and self aligned non-volatile memory architecture | |
| CN1178292C (en) | EEPROM unit and its preparing process | |
| CN1178293C (en) | EEPROM unit and its preparing process | |
| CN1122313C (en) | Flash memory and manufacturing method therefor | |
| CN1591835A (en) | Method for mfg. electric erasable PROM unit | |
| CN1277308C (en) | Method of fabricating analog flash memory element | |
| CN1820363A (en) | Method for controlling performance and characteristics of gate insulation layer according to electrical test data and system for performing the method | |
| CN1282249C (en) | Fast storage unit, manufacturing method of fast storage unit and its operation method | |
| CN1275322C (en) | Manufacturing method of read only memory | |
| CN1309056C (en) | Structure of non-volatile memory and its making method | |
| CN1420552A (en) | Silicon nitride read-only memory structure and mfg. method thereof | |
| CN1286170C (en) | Method for manufacturing flash memory | |
| CN1271707C (en) | Manufacturing method of flash storage having separated floating grid and its structure | |
| CN1263147C (en) | Structure and manufacture of ROM with tunneling dielectric layer of high dielectric constant | |
| US20030100157A1 (en) | Flash memory with protruded floating gate | |
| CN1302553C (en) | Separation grid flash storage unit and its manufacturing method | |
| CN100341138C (en) | Method for making flash memory | |
| CN100343980C (en) | Non-volatile memory element and its making method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C19 | Lapse of patent right due to non-payment of the annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |