CN1323361C - Processor system and method using multi memory of start-up procedure - Google Patents
Processor system and method using multi memory of start-up procedure Download PDFInfo
- Publication number
- CN1323361C CN1323361C CNB031268757A CN03126875A CN1323361C CN 1323361 C CN1323361 C CN 1323361C CN B031268757 A CNB031268757 A CN B031268757A CN 03126875 A CN03126875 A CN 03126875A CN 1323361 C CN1323361 C CN 1323361C
- Authority
- CN
- China
- Prior art keywords
- signal
- startup
- select
- program memory
- control module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Stored Programmes (AREA)
Abstract
The present invention discloses a processor system and a startup method thereof by using a plurality of startup program memorizers. The processor system comprises a processor unit, a selection signal generating unit and at least two startup program memorizers which are connected with the processor unit through a data bus and an address bus, wherein the selection signal generating unit is connected with the processor unit and at least two startup program memorizers. The present invention is characterized in that the present invention also comprises a selection signal generating control unit which is connected with the processor unit and the selection signal generating unit, and a non-volatile alterative memorizer which is connected with the selection signal generating control unit. The processor system doesn't need to add a content error detection apparatus, and the processor doesn't need to carry out content error detection. The present invention can automatically identify the error of a startup program, and when detecting a situation that the system can not be started, the present invention automatically resets and switches to another startup program memorizer to start the system.
Description
Technical field
The present invention relates to processor system, specifically, relate to a kind of processor system and startup method thereof that comprises two startup-program memory.
Background technology
Processor system is comprising that Embedded Application field and traditional a plurality of fields such as computer realm are widely used.In processor system, starting (Boot) program is the basic software of processor system.The start-up routine major function is the initialization processor system, makes the system start-up operation.In traditional computing machine, be referred to as Basic Input or Output System (BIOS) (Basic Input-Output System, BIOS), the most basic hardware testing when mainly providing computer run, the characteristic of definition computing machine is also handled basic work.That start-up routine generally is stored in is non-volatile, in the storer of electrically rewritable, for example Flash storer, E2PROM etc. can keep content under the situation of power down, guarantee normally to start when powering on next time, and can be to the storer reprogramming, the starting and upgrading program increases new function.
But the content of start-up routine not necessarily can guarantee entirely true.At first, though the storer that start-up routine uses is a nonvolatile memory, the circuit of storer can produce degeneration along with the time, and the content of storage can change, and produces mistake; In addition,,, can cause the start-up routine mistake, cause processor system not start because outage etc. cause the interruption of upgrading owing to, need carry out online upgrading to startup-program memory to the start-up routine upgrading.
Now, two startup-program memory of multinomial use are arranged, thereby the safety that guarantees start-up routine is guaranteed the normal patent that starts of processor system.For example, U.S. Pat 5793943, US5835695, US6185696, wherein the computer system of describing is used two startup-program memory, when powering on for the first time, chooses host-initiated program storer wherein, whether the Content inspection that processor is analyzed the host-initiated program storer mistake, when finding mistake, the sheet choosing produces circuit disables host-initiated program storer, chooses from startup-program memory, from the same start-up routine of startup-program memory storage, thereby realize normal the startup.The defective of these technology is that the content of startup-program memory in the start-up course is whether wrong to be confirmed by processor, and in program error, when processor can't the startup-program memory Content inspection, system just can't start.The computer system of describing in the U.S. Pat 6079016 is also used two startup-program memory, uses two to reset or keyboard input control generation reset signal, makes the sheet choosing produce circuit and chooses different startup-program memory.When processor starts,, produce circuit by second reset signal control strip choosing and choose second startup-program memory, start again if find mistake.The defective of this technology is to find automatically the mistake of start-up routine, needs manual intervention, can not reset automatically in use in the Embedded Application field, can't recover mistake.The patent of China's application number 01104726.7 has been described a kind of method that makes BIOS memory storage autoamtic safe reset in computer system, and system has storage respectively to be used to start first bios program of computer system and the main BIOS memory storage and the safety of second bios program is replied the BIOS memory storage; One of them also comprises the quick program of BIOS.Make safety reply the energising of BIOS memory storage during start earlier, check first bios program, errors excepted then safety is replied the content reprogramming master BIOS memory storage of BIOS memory storage by the quick program of BIOS by error detect circuit.The chip power-on circuit then makes the former cut off the power supply and the latter is switched on, and is continued the boot program of computer system by the latter.The defective of technology is the error detect circuit that exists one to add, realizes relatively difficulty, and a BIOS memory storage can not be realized able to programme simultaneously.Above-mentioned all technology also have a bigger defective, are exactly that startup-program memory exists the principal and subordinate to be provided with, and must acquiescence start from a startup-program memory after outage, have bigger risk when the acquiescence startup-program memory lost efficacy.
Summary of the invention
The technical problem to be solved in the present invention is the processor system of a plurality of startup-program memory of use of the mistake that a kind of easy realization is provided, can discerns start-up routine automatically.
The another technical matters that the present invention will solve is to provide a kind of easy realization, and the method for the processor system of a plurality of startup-program memory is used in the startup of safety.
For realizing the technical problem to be solved in the present invention, the present invention uses the processor system of a plurality of startup-program memory to comprise:
Processor unit, at least two startup-program memory selecting the signal generation unit and link to each other with processor unit by data bus and address bus, described selection signal generation unit is connected with described two startup-program memory with described processor unit at least, it is characterized in that: comprise that further the selection signal that is connected with described selection signal generation unit with processor unit produces control module, reaches the non-volatile electrically alterable storage that links to each other with described selection signal generation control module.
Be the another technical matters that realizes that the present invention will solve, the present invention uses the startup method of the processor system of a plurality of startup-program memory to comprise:
(1) system powers on;
(2) processor unit output starts selection signal, address and the data that need;
(3) select signal to produce control module and read non-volatile electrically alterable storage, select the signal switch-over control signal, select the output of signal generation unit to select the output enable of signal as control according to the output that is provided with of reading; If do not have content or content false in the non-volatile electrically alterable storage, select signal to produce the control module acquiescence and select a startup-program memory or picked at random one startup-program memory, and setting is write non-volatile electrically alterable storage;
(4) select the output of signal generation unit to select signal to give the startup-program memory of setting;
(5) startup-program memory of She Dinging is selected, and system begins to start;
(6) processor unit starts successfully, and output starts successful confirmation signal and produces control module for the selection signal;
(7) in processor system successfully starts the required time, select signal to produce control module and receive the successful confirmation signal of startup, start and finish, otherwise, continue;
(8) select signal to produce control module and rewrite non-volatile electrically alterable storage, be provided with and choose the another one startup-program memory;
(9) select signal to produce control module and produce reset signal, resetting system; Continue (2), perhaps system cut-off continues (1).
Be the another technical matters that realizes that the present invention will solve, the present invention uses the processor system of a plurality of startup-program memory to realize that a method that starts in a plurality of startup-program memory comprises in the selective system:
(1) system has powered on and has successfully started operation;
(2) processor unit selection of configuration signal produces control module, changes the setting of storing in the non-volatile electrically alterable storage;
(3) processor unit selection of configuration signal produces control module and produces the reseting signal reset system, then carries out from (5), and perhaps outage restarts, and continues;
(4) system powers on;
(5) processor unit output starts selection signal, address and the data that need;
(6) select signal to produce control module and read non-volatile electrically alterable storage, select the signal switch-over control signal, select the output of signal generation unit to select the output enable of signal as control according to the output that is provided with of reading;
(7) select the output of signal generation unit to select signal to give the startup-program memory of setting;
(8) startup-program memory of She Dinging is selected, and system begins to start;
(9) processor unit starts successfully, and output starts successful confirmation signal and produces control module for the selection signal;
(10) in processor system successfully starts the required time, select signal to produce control module and receive the successful confirmation signal of startup, start and finish, otherwise, continue;
(11) select signal to produce control module and rewrite non-volatile electrically alterable storage, be provided with and choose the another one startup-program memory;
(12) select signal to produce control module and produce reset signal, resetting system; Continue (5), perhaps system cut-off continues (4).
Compared with prior art, system and method of the present invention, do not need to add the content false pick-up unit, not needing processor to carry out content false detects, can discern the mistake of start-up routine automatically, detect under the situation that can't start and to automatically reset, and switch to another startup-program memory and start, and the automatically storage setting that can successfully start, improve the safety coefficient that starts; Startup-program memory in the system does not have principal and subordinate's branch, can independently upgrade to a plurality of start-up routines in the system also can specify startup-program memory to start, and can after specifying startup-program memory, storage be provided with, after outage, re-power the back and continue according to startup is set; Can there be a plurality of start-up routines identical or inequality in system in the system, is beneficial to the upgrading and the test of system start-up program, increases the startup security of system.
Description of drawings
Fig. 1 is the synoptic diagram that the present invention uses the processor system of a plurality of startup-program memory.
Fig. 2 is a synoptic diagram of selecting the signal switch control unit among Fig. 1.
Embodiment
The present invention is described in further detail below in conjunction with accompanying drawing:
As shown in Figure 1, the present invention uses the processor system of a plurality of startup-program memory to comprise: processor unit 101, and select signal to produce control module 102, select signal generation unit 103, a plurality of startup-program memory, and non-volatile electrically alterable storage 106.A plurality of startup-program memory comprise startup-program memory A104, startup-program memory B105 ..., start-up routine storage N107.
As shown in Figure 2, select signal to produce control module 102 and comprise timer 2 01, Memory Controller 203 and signal generation unit 202.Timer 2 01 starts when powering on or reset, revise the content of non-volatile electrically alterable storage 106 by the configuration interface of Memory Controller 203 in overtime back, and can start confirmation signal timeing closing device 201 by the control interface input, perhaps the input by control interface produces reset signal.Signal generation unit 202 writes setting by control interface or by configuration interface by the content that Memory Controller 203 reads non-volatile electrically alterable storage 106, produces to select the signal switch-over control signal.Memory Controller 203, be used for reading and writing non-volatile electrically alterable storage 106, and can write non-volatile electrically alterable storage 106 by processor unit 101 or by configuration interface by timer 2 01 by control interface, and can power on or reset after read non-volatile electrically alterable storage 106, the setting of reading by configuration interface signalization generation unit 202.
Selecting signal generation unit 103 is impact dampers of a band output enable, the selection signal replication that processor unit 101 is provided becomes many groups, offer startup-program memory A104 and startup-program memory B105 or other startup-program memory, and the selection signal switch-over control signal that selection signal generation control module 102 provides is controlled the output of two group selection signals as the output enable signal.In addition, can increase independent control, the security of enhanced system to write signal.
A plurality of startup-program memory are common non-volatile electrically alterable storages.Can select according to requirements such as processor unit docking port, level and sequential.
Non-volatile electrically alterable storage 106 can adopt the non-volatile electrically alterable storage of parallel interface or serial line interface, the for example FLASH of parallel interface, electrically-alterable ROM, the perhaps electrically-alterable ROM of I2C (Inter-IntegratedCircuit), SPI (Serial Peripheral Interface, serial peripheral interface) interface.
Method of the present invention mainly is to have increased a setting that the current startup-program memory of non-volatile electrically alterable storage 106 storage systems is selected, and can keep under power-down conditions; Simultaneously, there is not the setting of principal and subordinate's startup-program memory in the system.Use the setting up procedure of processor system of a plurality of startup-program memory as follows:
System powers on; Processor unit 101 outputs start selection signal, address and the data that need; Select signal to produce control module 102 and read non-volatile electrically alterable storage 106, select the signal switch-over control signal, select 103 outputs of signal generation unit to select the output enable of signal as control according to the output that is provided with of reading; Select 103 outputs of signal generation unit to select signal to one in the startup-program memory of setting; Startup-program memory of setting 104 or startup-program memory B105 or other startup-program memory are selected, and system begins to start; Processor unit 101 starts successfully, and output starts successful confirmation signal and produces control module 102 for the selection signal; Selecting signal to produce control module 102 in time in fixed length receives the successful confirmation signal of startup, starts and finish.If the start-up routine mistake of the startup-program memory that is provided with storage, processor system can't normally start, processor unit 101 can not carried out output and start successful confirmation signal, select signal to produce control module 102 behind timer expiry, select signal to produce the setting that control module 102 is rewritten non-volatile electrically alterable storage 106, the another one startup-program memory is chosen in setting, select signal to produce control module 102 and produce reset signal, resetting system, perhaps to system cut-off and re-power system restart.
The method that the present invention also provides any appointment startup-program memory to start can realize the test immediately after start-up routine is upgraded, and starting unsuccessful back automatic switchover startup-program memory, resets and restart, and guarantees the security of upgrading.Detailed step is as follows:
System has powered on and has successfully started operation; Processor unit 101 selection of configuration signals produce control module 102, change the setting of storage in the non-volatile electrically alterable storage 106; Processor unit 101 selection of configuration signals produce control module 102 and produce the reseting signal reset system, and perhaps outage restarts.Resetting system then directly restarts, and outage then needs system to power on to restart.After restarting, processor unit 101 outputs start selection signal, address and the data that need; Select signal to produce control module 102 and read non-volatile electrically alterable storage, select the signal switch-over control signal, select 103 outputs of signal generation unit to select the output enable of signal as control according to the output that is provided with of reading; Select 103 outputs of signal generation unit to select signal to start startup-program memory A104 or startup-program memory B105 or other startup-program memory for setting; The startup-program memory of setting is selected, and system begins to start; Processor unit 101 starts successfully, and output starts successful confirmation signal and produces control module 102 for the selection signal; Selecting signal to produce control module 102 in time in fixed length receives the successful confirmation signal of startup, starts and finish.If the start-up routine mistake of the startup-program memory that is provided with storage, processor system can't normally start, processor unit 101 can not carried out output and start successful confirmation signal, select signal to produce control module 102 behind timer expiry, select signal to produce the setting that control module 102 is rewritten non-volatile electrically alterable storage 106, the another one startup-program memory is chosen in setting, select signal to produce control module 102 and produce reset signal, resetting system, perhaps outage re-powers system restart.
Claims (3)
1, a kind of processor system that uses a plurality of startup-program memory, comprise: processor unit, select the signal generation unit, and at least two startup-program memory that link to each other with processor unit by data bus and address bus, described selection signal generation unit is connected with described two startup-program memory with described processor unit at least, it is characterized in that: comprise that further the selection signal that is connected with described selection signal generation unit with processor unit produces control module, and the non-volatile electrically alterable storage that links to each other with described selection signal generation control module, described selection signal produces control module and comprises the timer that links to each other with processor unit, with the signal generation unit of selecting the signal generation unit to link to each other, with the Memory Controller that links to each other with non-volatile electrically alterable storage.
2, a kind of startup method of using the processor system of a plurality of startup-program memory is characterized in that described method comprises:
(1) system powers on;
(2) processor unit output starts selection signal, address and the data that need;
(3) select signal to produce control module and read non-volatile electrically alterable storage, select the signal switch-over control signal, select the output of signal generation unit to select the output enable of signal as control according to the output that is provided with of reading; If do not have content or content false in the non-volatile electrically alterable storage, select signal to produce the control module acquiescence and select a startup-program memory or picked at random one startup-program memory, and setting is write non-volatile electrically alterable storage;
(4) select the output of signal generation unit to select signal to give the startup-program memory of setting;
(5) startup-program memory of She Dinging is selected, and system begins to start;
(6) processor unit starts successfully, and output starts successful confirmation signal and produces control module for the selection signal;
(7) in processor system successfully starts the required time, select signal to produce control module and receive the successful confirmation signal of startup, start and finish, otherwise, continue;
(8) select signal to produce control module and rewrite non-volatile electrically alterable storage, be provided with and choose the another one startup-program memory;
(9) select signal to produce control module and produce reset signal, resetting system; Continue (2), perhaps system cut-off continues (1).
3, a kind of processor system of a plurality of startup-program memory that uses is realized a method that starts in a plurality of startup-program memory in the selective system, it is characterized in that described method comprises:
(1) system has powered on and has successfully started operation;
(2) processor unit selection of configuration signal produces control module, changes the setting of storing in the non-volatile electrically alterable storage;
(3) processor unit selection of configuration signal produces control module and produces the reseting signal reset system, then carries out from (5), and perhaps outage restarts, and continues;
(4) system powers on;
(5) processor unit output starts selection signal, address and the data that need;
(6) select signal to produce control module and read non-volatile electrically alterable storage, select the signal switch-over control signal, select the output of signal generation unit to select the output enable of signal as control according to the output that is provided with of reading;
(7) select the output of signal generation unit to select signal to give the startup-program memory of setting;
(8) startup-program memory of She Dinging is selected, and system begins to start;
(9) processor unit starts successfully, and output starts successful confirmation signal and produces control module for the selection signal;
(10) successfully start required interior selection signal generation control module at processor system and receive the successful confirmation signal of startup, start and finish, otherwise, continue;
(11) select signal to produce control module and rewrite non-volatile electrically alterable storage, be provided with and choose the another one startup-program memory
(12) select signal to produce control module and produce reset signal, resetting system; Continue (5), perhaps system cut-off continues (4).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB031268757A CN1323361C (en) | 2003-06-14 | 2003-06-14 | Processor system and method using multi memory of start-up procedure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB031268757A CN1323361C (en) | 2003-06-14 | 2003-06-14 | Processor system and method using multi memory of start-up procedure |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1567270A CN1567270A (en) | 2005-01-19 |
| CN1323361C true CN1323361C (en) | 2007-06-27 |
Family
ID=34469095
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB031268757A Expired - Fee Related CN1323361C (en) | 2003-06-14 | 2003-06-14 | Processor system and method using multi memory of start-up procedure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1323361C (en) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100357908C (en) * | 2005-01-21 | 2007-12-26 | 明基电通股份有限公司 | Test method for electronic device program |
| CN101479718B (en) * | 2006-06-27 | 2011-04-06 | 日本电气株式会社 | Multiprocessor system and portable terminal using the same |
| CN101599020B (en) * | 2008-06-03 | 2013-03-06 | 晨星软件研发(深圳)有限公司 | Method for downloading and executing program codes from microprocessor and communication device thereof |
| CN103605608B (en) * | 2013-12-04 | 2016-04-20 | 中国航空综合技术研究所 | A kind of embedded software safety analysis adequacy inspection method |
| CN104750564A (en) * | 2013-12-27 | 2015-07-01 | 鸿富锦精密工业(武汉)有限公司 | Computer system |
| CN114090107A (en) * | 2021-08-30 | 2022-02-25 | 讯牧信息科技(上海)有限公司 | Computer and system starting method |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6079016A (en) * | 1996-05-07 | 2000-06-20 | Samsung Electronics Co., Ltd. | Computer with multi booting function |
| CN1308283A (en) * | 1999-12-10 | 2001-08-15 | 凤凰技术有限公司 | System and method of providing BIOS to some system |
| CN1409219A (en) * | 2001-09-28 | 2003-04-09 | 技嘉科技股份有限公司 | Method for backing up BIOS |
-
2003
- 2003-06-14 CN CNB031268757A patent/CN1323361C/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6079016A (en) * | 1996-05-07 | 2000-06-20 | Samsung Electronics Co., Ltd. | Computer with multi booting function |
| CN1308283A (en) * | 1999-12-10 | 2001-08-15 | 凤凰技术有限公司 | System and method of providing BIOS to some system |
| CN1409219A (en) * | 2001-09-28 | 2003-04-09 | 技嘉科技股份有限公司 | Method for backing up BIOS |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1567270A (en) | 2005-01-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7197613B2 (en) | Nonvolatile memory | |
| US7206971B2 (en) | Selectable and updatable computer boot memory | |
| CN101329632B (en) | Method and apparatus for starting CPU by BOOT | |
| CN102135927B (en) | Method and device for system booting based on NAND FLASH | |
| CN102135891B (en) | System capable of realizing bootload, bootload control device and method | |
| CN102053875B (en) | Method for recovering basic input-output system (BIOS) of computer system and computer system | |
| CN106201590B (en) | A kind of FPGA configuration file loading method and system | |
| US20100125752A1 (en) | System for auto-operating backup firmware and method thereof | |
| CN101169728A (en) | Dualboot starting device and method | |
| CN112612524A (en) | Method, device and equipment for starting Linux system and storage medium | |
| CN102298545A (en) | System startup boot processing method and device | |
| CN112015447B (en) | System updating method and device of electronic equipment, electronic equipment and storage medium | |
| CN108920168B (en) | Bootloader method supporting simultaneous upgrading of multiple similar ECUs and having function of preventing program mismatching | |
| CN100549959C (en) | Bootstrap on-line upgrading method | |
| CN109063488A (en) | A kind of PowerPC standby system secure bootstrapping method and system | |
| CN1323361C (en) | Processor system and method using multi memory of start-up procedure | |
| JP2023035930A (en) | Computer system and method for booting up computer system | |
| CN101477838A (en) | Condition detection apparatus, system and electronic device for NAND flash memory body | |
| CN100421099C (en) | In-circuit configuration architecture for embedded configurable logic array | |
| CN100462926C (en) | Processor system and method using multi memory of start-up procedure | |
| US5949997A (en) | Method and apparatus for programming a microprocessor using an address decode circuit | |
| CN100353321C (en) | System with primary application and spare program and starting method | |
| CN101299200A (en) | Processor system, equipment and fault handling method | |
| CN116185299A (en) | Flash memory controller and related device and method | |
| US8074018B2 (en) | Disk array apparatus, and control method and control program recording medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20181018 Address after: 510640 2414-2416 of the main building 371, five mountain road, Tianhe District, Guangzhou, Guangdong. Patentee after: Guangdong Gaohang Intellectual Property Operation Co., Ltd. Address before: 518057 Department of law, Zhongxing building, South hi tech Industrial Park, Nanshan District hi tech Industrial Park, Guangdong, Shenzhen Patentee before: ZTE Corporation |
|
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20181108 Address after: 221300 west side of Dai Zhuang substation, G310 and X208 intersection of Dai Zhuang Town, Pizhou City, Xuzhou, Jiangsu, China Patentee after: Pizhou Chengde Machinery Manufacturing Co., Ltd. Address before: 510640 2414-2416 of the main building 371, five mountain road, Tianhe District, Guangzhou, Guangdong. Patentee before: Guangdong Gaohang Intellectual Property Operation Co., Ltd. |
|
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20070627 Termination date: 20180614 |