CN1320451C - 具有数据溢出装置的vliw处理器 - Google Patents
具有数据溢出装置的vliw处理器 Download PDFInfo
- Publication number
- CN1320451C CN1320451C CNB038085011A CN03808501A CN1320451C CN 1320451 C CN1320451 C CN 1320451C CN B038085011 A CNB038085011 A CN B038085011A CN 03808501 A CN03808501 A CN 03808501A CN 1320451 C CN1320451 C CN 1320451C
- Authority
- CN
- China
- Prior art keywords
- register file
- functional unit
- unit
- vliw processor
- overflow
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000004891 communication Methods 0.000 claims abstract description 28
- 239000012634 fragment Substances 0.000 claims description 7
- 230000008878 coupling Effects 0.000 abstract description 3
- 238000010168 coupling process Methods 0.000 abstract description 3
- 238000005859 coupling reaction Methods 0.000 abstract description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 230000002950 deficient Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- 230000006399 behavior Effects 0.000 description 1
- 230000001351 cycling effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000003550 marker Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
- G06F9/30043—LOAD or STORE instructions; Clear instruction
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/3012—Organisation of register space, e.g. banked or distributed register file
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3824—Operand accessing
- G06F9/3826—Bypassing or forwarding of data results, e.g. locally between pipeline stages or within a pipeline stage
- G06F9/3828—Bypassing or forwarding of data results, e.g. locally between pipeline stages or within a pipeline stage with global bypass, e.g. between pipelines, between clusters
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Executing Machine-Instructions (AREA)
- Advance Control (AREA)
- Image Processing (AREA)
- Hardware Redundancy (AREA)
Abstract
Description
Claims (4)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP02076524.4 | 2002-04-18 | ||
EP02076524 | 2002-04-18 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1647031A CN1647031A (zh) | 2005-07-27 |
CN1320451C true CN1320451C (zh) | 2007-06-06 |
Family
ID=29225683
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB038085011A Expired - Fee Related CN1320451C (zh) | 2002-04-18 | 2003-04-01 | 具有数据溢出装置的vliw处理器 |
Country Status (8)
Country | Link |
---|---|
US (1) | US7107432B2 (zh) |
EP (1) | EP1499959B1 (zh) |
JP (1) | JP3979998B2 (zh) |
CN (1) | CN1320451C (zh) |
AT (1) | ATE338976T1 (zh) |
AU (1) | AU2003214554A1 (zh) |
DE (1) | DE60308168T2 (zh) |
WO (1) | WO2003088037A1 (zh) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030105617A1 (en) * | 2001-12-05 | 2003-06-05 | Nec Usa, Inc. | Hardware acceleration system for logic simulation |
WO2007037935A2 (en) * | 2005-09-28 | 2007-04-05 | Liga Systems, Inc. | Hardware acceleration system for logic simulation using shift register as local cache |
US7444276B2 (en) * | 2005-09-28 | 2008-10-28 | Liga Systems, Inc. | Hardware acceleration system for logic simulation using shift register as local cache |
US20070073999A1 (en) * | 2005-09-28 | 2007-03-29 | Verheyen Henry T | Hardware acceleration system for logic simulation using shift register as local cache with path for bypassing shift register |
US20070074000A1 (en) * | 2005-09-28 | 2007-03-29 | Liga Systems, Inc. | VLIW Acceleration System Using Multi-state Logic |
CN101158891B (zh) * | 2007-11-19 | 2010-07-21 | 中国科学院计算技术研究所 | 在非cisc处理器上进行浮点栈溢出检查的装置和方法 |
TWI401602B (zh) * | 2009-07-06 | 2013-07-11 | Nat Univ Tsing Hua | 處理器之使用暫存器檔案的溢出方法 |
US9009692B2 (en) * | 2009-12-26 | 2015-04-14 | Oracle America, Inc. | Minimizing register spills by using register moves |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2000033178A1 (en) * | 1998-12-03 | 2000-06-08 | Sun Microsystems, Inc. | Local and global register partitioning in a vliw processor |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3745450B2 (ja) * | 1996-05-13 | 2006-02-15 | 株式会社ルネサステクノロジ | 並列処理プロセッサ |
WO1998006042A1 (en) * | 1996-08-07 | 1998-02-12 | Sun Microsystems, Inc. | Wide instruction unpack method and apparatus |
US6487630B2 (en) * | 1999-02-26 | 2002-11-26 | Intel Corporation | Processor with register stack engine that dynamically spills/fills physical registers to backing store |
US6928645B2 (en) * | 2001-03-30 | 2005-08-09 | Intel Corporation | Software-based speculative pre-computation and multithreading |
US20030105617A1 (en) * | 2001-12-05 | 2003-06-05 | Nec Usa, Inc. | Hardware acceleration system for logic simulation |
-
2003
- 2003-04-01 JP JP2003584913A patent/JP3979998B2/ja not_active Expired - Fee Related
- 2003-04-01 US US10/511,208 patent/US7107432B2/en not_active Expired - Fee Related
- 2003-04-01 DE DE60308168T patent/DE60308168T2/de not_active Expired - Lifetime
- 2003-04-01 CN CNB038085011A patent/CN1320451C/zh not_active Expired - Fee Related
- 2003-04-01 EP EP03710133A patent/EP1499959B1/en not_active Expired - Lifetime
- 2003-04-01 AT AT03710133T patent/ATE338976T1/de not_active IP Right Cessation
- 2003-04-01 AU AU2003214554A patent/AU2003214554A1/en not_active Abandoned
- 2003-04-01 WO PCT/IB2003/001364 patent/WO2003088037A1/en active IP Right Grant
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2000033178A1 (en) * | 1998-12-03 | 2000-06-08 | Sun Microsystems, Inc. | Local and global register partitioning in a vliw processor |
Also Published As
Publication number | Publication date |
---|---|
CN1647031A (zh) | 2005-07-27 |
JP3979998B2 (ja) | 2007-09-19 |
ATE338976T1 (de) | 2006-09-15 |
DE60308168T2 (de) | 2007-08-23 |
WO2003088037A1 (en) | 2003-10-23 |
JP2005523498A (ja) | 2005-08-04 |
AU2003214554A1 (en) | 2003-10-27 |
US20050144424A1 (en) | 2005-06-30 |
DE60308168D1 (de) | 2006-10-19 |
EP1499959A1 (en) | 2005-01-26 |
EP1499959B1 (en) | 2006-09-06 |
US7107432B2 (en) | 2006-09-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8726295B2 (en) | Network on chip with an I/O accelerator | |
KR100986006B1 (ko) | 마이크로프로세서 서브시스템 | |
US8040799B2 (en) | Network on chip with minimum guaranteed bandwidth for virtual communications channels | |
US8020168B2 (en) | Dynamic virtual software pipelining on a network on chip | |
US8898396B2 (en) | Software pipelining on a network on chip | |
US8490110B2 (en) | Network on chip with a low latency, high bandwidth application messaging interconnect | |
US7991978B2 (en) | Network on chip with low latency, high bandwidth application messaging interconnects that abstract hardware inter-thread data communications into an architected state of a processor | |
US20090125703A1 (en) | Context Switching on a Network On Chip | |
US7958340B2 (en) | Monitoring software pipeline performance on a network on chip | |
US20090282419A1 (en) | Ordered And Unordered Network-Addressed Message Control With Embedded DMA Commands For A Network On Chip | |
JP5363064B2 (ja) | ネットワーク・オン・チップ(noc)上のソフトウェア・パイプライン化の方法、プログラムおよび装置 | |
US8127112B2 (en) | SIMD array operable to process different respective packet protocols simultaneously while executing a single common instruction stream | |
US8526422B2 (en) | Network on chip with partitions | |
US20060136681A1 (en) | Method and apparatus to support multiple memory banks with a memory block | |
US6526462B1 (en) | Programmable multi-tasking memory management system | |
CN101194245B (zh) | 具有宽寄存器组体系结构的分组处理器 | |
US20090109996A1 (en) | Network on Chip | |
CN1320451C (zh) | 具有数据溢出装置的vliw处理器 | |
CN101002444A (zh) | 用于分组交换控制的集成电路和方法 | |
US20070253410A1 (en) | Integrated Circuit and Method for Packet Switching Control | |
CN1529256A (zh) | 基于双环形队列、非中断式pci通信方法 | |
CN1688968A (zh) | 具有终止信号传播的机制的可编程流水线结构 | |
US20020124038A1 (en) | Processor for processing variable length data | |
Qiao et al. | Design of DMA controller for multichannel PCI bus frame engine and data link manager | |
US20240244008A1 (en) | Method and Apparatus for Efficient Packing of Flow Control Units |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: SILICON CENTRAL CO., LTD. Free format text: FORMER OWNER: KONINKLIJKE PHILIPS ELECTRONICS N.V. Effective date: 20110322 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20110322 Address after: Holland Ian Deho Finn Patentee after: Silicon intensive Corp. Address before: Holland Ian Deho Finn Patentee before: Koninklijke Philips Electronics N.V. |
|
ASS | Succession or assignment of patent right |
Owner name: INTEL CORP . Free format text: FORMER OWNER: INTEL BENELUX B. V. Effective date: 20140312 Owner name: INTEL BENELUX B. V. Free format text: FORMER OWNER: SILICON CENTRAL CO., LTD. Effective date: 20140312 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20140312 Address after: California, USA Patentee after: INTEL Corp. Address before: Holland Ian Deho Finn Patentee before: Intel Benelux Ltd. Effective date of registration: 20140312 Address after: Holland Ian Deho Finn Patentee after: Intel Benelux Ltd. Address before: Holland Ian Deho Finn Patentee before: Silicon intensive Corp. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20070606 Termination date: 20170401 |
|
CF01 | Termination of patent right due to non-payment of annual fee |