CN1273889C - 具有一个寄存器和其他存储装置的微型计算机寄存器装置 - Google Patents

具有一个寄存器和其他存储装置的微型计算机寄存器装置 Download PDF

Info

Publication number
CN1273889C
CN1273889C CNB008172234A CN00817223A CN1273889C CN 1273889 C CN1273889 C CN 1273889C CN B008172234 A CNB008172234 A CN B008172234A CN 00817223 A CN00817223 A CN 00817223A CN 1273889 C CN1273889 C CN 1273889C
Authority
CN
China
Prior art keywords
register
shift register
shift
cell
transfer gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB008172234A
Other languages
English (en)
Chinese (zh)
Other versions
CN1409840A (zh
Inventor
A·奥厄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Robert Bosch GmbH
Original Assignee
Robert Bosch GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Robert Bosch GmbH filed Critical Robert Bosch GmbH
Publication of CN1409840A publication Critical patent/CN1409840A/zh
Application granted granted Critical
Publication of CN1273889C publication Critical patent/CN1273889C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30141—Implementation provisions of register files, e.g. ports
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/18—Digital stores in which the information is moved stepwise, e.g. shift registers using capacitors as main elements of the stages
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
    • G11C19/282—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements with charge storage in a depletion layer, i.e. charge coupled devices [CCD]

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microcomputers (AREA)
  • Executing Machine-Instructions (AREA)
  • Logic Circuits (AREA)
CNB008172234A 1999-12-15 2000-10-26 具有一个寄存器和其他存储装置的微型计算机寄存器装置 Expired - Fee Related CN1273889C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19960716A DE19960716A1 (de) 1999-12-15 1999-12-15 Registeranordnung eines Mikrocomputers mit einem Register und weiteren Speichermitteln
DE19960716.8 1999-12-15

Publications (2)

Publication Number Publication Date
CN1409840A CN1409840A (zh) 2003-04-09
CN1273889C true CN1273889C (zh) 2006-09-06

Family

ID=7932901

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB008172234A Expired - Fee Related CN1273889C (zh) 1999-12-15 2000-10-26 具有一个寄存器和其他存储装置的微型计算机寄存器装置

Country Status (6)

Country Link
US (1) US6728330B1 (https=)
EP (1) EP1240585B1 (https=)
JP (1) JP2003517678A (https=)
CN (1) CN1273889C (https=)
DE (2) DE19960716A1 (https=)
WO (1) WO2001044928A1 (https=)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10215771A1 (de) 2002-04-10 2003-11-20 Infineon Technologies Ag Konfigurierbares Rechenwerk
KR102294108B1 (ko) * 2018-01-23 2021-08-26 다다오 나카무라 마칭 메모리 및 컴퓨터 시스템

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1459951A (en) 1974-07-25 1976-12-31 Integrated Photomatrix Ltd Shift registers
JPS52133738A (en) * 1976-04-30 1977-11-09 Sharp Corp Caluculation control system
US5142677A (en) * 1989-05-04 1992-08-25 Texas Instruments Incorporated Context switching devices, systems and methods
EP0358260A1 (en) * 1988-08-29 1990-03-14 Koninklijke Philips Electronics N.V. Drive shift register for a solid-state image sensor
DE19611520A1 (de) 1996-03-23 1997-09-25 Bosch Gmbh Robert System zum Test eines in einem Steuergerät eingebauten Rechners

Also Published As

Publication number Publication date
EP1240585B1 (de) 2003-07-16
DE50002946D1 (de) 2003-08-21
JP2003517678A (ja) 2003-05-27
WO2001044928A1 (de) 2001-06-21
US6728330B1 (en) 2004-04-27
DE19960716A1 (de) 2001-06-21
CN1409840A (zh) 2003-04-09
EP1240585A1 (de) 2002-09-18

Similar Documents

Publication Publication Date Title
US20250156440A1 (en) Data transfer with a bit vector operation device
US10725952B2 (en) Accessing status information
US6895482B1 (en) Reordering and flushing commands in a computer memory subsystem
KR20220041224A (ko) 시스템 온 칩과 메모리 칩을 연결하는 가속기 칩
JP7628112B2 (ja) システムオンチップ及びアクセラレータチップを接続するメモリチップ
WO2006091283A2 (en) Memory device and method having multiple internal data buses and memory bank interleaving
JPH09231743A (ja) 同期型半導体記憶装置および試験方法
EP1238339A1 (en) Interface for a memory unit
CN107743621B (zh) 集成电路输入及输出
CN1273889C (zh) 具有一个寄存器和其他存储装置的微型计算机寄存器装置
US20080282015A1 (en) Design structure for hardware assisted bus state transition circuit using content addressable memories
JP2001157049A5 (https=)
US20080282069A1 (en) Method and system for designing a flexible hardware state machine
JP2010049511A (ja) 共有メモリへのアクセス方式およびマルチｃｐｕ構成のプログラマブルコントローラ
US5157772A (en) Data bus arrangement with improved speed and timing
US8764874B2 (en) Arrangement, method, integrated circuit and device for routing requests
GB2521029A (en) Data processing device and method for interleaved storage of data elements
JPH08241296A (ja) 半導体集積回路
CN1689106A (zh) 具有数据存储装置的电子装置
KR950020095A (ko) 데이타 전송능력을 개선한 디.엠.에이(dma) 컨트롤러
EP0976055A1 (en) Data-path architecture for speed
JPH04326438A (ja) 記憶装置
JP2010049512A (ja) 高速バス転送方式およびマルチｃｐｕ構成のプログラマブルコントローラ
JP2004348463A (ja) アービタ回路
JPH03142773A (ja) 順序制御つきメモリ

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20060906

Termination date: 20101026