CN1248745A - Bus master-control reserving and arbitration circuit and use method thereof - Google Patents
Bus master-control reserving and arbitration circuit and use method thereof Download PDFInfo
- Publication number
- CN1248745A CN1248745A CN 99100486 CN99100486A CN1248745A CN 1248745 A CN1248745 A CN 1248745A CN 99100486 CN99100486 CN 99100486 CN 99100486 A CN99100486 A CN 99100486A CN 1248745 A CN1248745 A CN 1248745A
- Authority
- CN
- China
- Prior art keywords
- bus
- signal
- output
- stick
- keeps
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Bus Control (AREA)
Abstract
A bus master-control reserving and arbitration circuit comprises a first output buffer for buffering a plurality of bus request signals; a cycle circuit for outputting recurrent bus selecting signal; a bus reserving signal generation circuit for outputting the bus reserving signal and a first signal indicating store state of the reserving signal by detecting the bus request signal; and a bus selecting logic for outputting the bus selecting signal based on output of the bus reserving signal generation circuit or the first output buffer, the operating mode of the bus selecting logic is switched based on the first signal.
Description
The present invention relates to a kind of bus master arbitration circuit, particularly a kind of can the reservation effectively with arbitration bus, used bus master reservation and the arbitration circuit and the using method thereof of asking.
Fig. 1 has shown the bus master arbitration circuit of a routine.As shown in the figure, conventional bus master arbitration circuit has a cycling circuit 10 and a bus selection logical one 1, cycling circuit 10 is exported periodic bus selection BS0-BSn with regular intervals of time, and bus selection logical one 1 is according to from the bus selection BS0-BSn output of the cycling circuit 10 bus select signal BA0-BAn about a plurality of bus request signal BR0-BRn.
In this bus master arbitration circuit, cycling circuit 10 provides periodic bus selection BS0-BSn with regular intervals of time to bus selection logical one 1.Use bus selection logical one 1 that the external chip of bus receives bus request signal BR0-BRn that the bus selection BS0-BSn that chip number and cycling circuit 10 provide is compared from request.When signal relatively was identical, bus selection logical one 1 output bus was selected signal BA0-BAn, gave relevant chip, one first chip with bus master power, and exported the driving that a stop signal is ended cycling circuit 10.Therefore, the chip that is authorized to master bus transmits and receive data according to bus select signal BA0-BAn, and the driving of cycling circuit 10 ended by stop signal, finishes use to bus up to this chip.Further, when first chip was finished use to bus, bus selection logical one 1 was forbidden stop signal, so that recover the operation of cycling circuit 10.
Then, Chang Gui bus master arbitration circuit is arbitrated between the chip that sends bus use request by repeatedly carrying out said process.
In order to illustrate in greater detail the operation of conventional bus master arbitration circuit, as shown in Figure 2, cycling circuit 10 is judged the stop signal (S10) that whether receives from bus selection logical one 1.If receive, (S11) ended in the operation of cycling circuit 10, and if stop signal is not provided, then cycling circuit 10 with regular intervals of time to the periodic bus selection BS0-BSn of bus selection logical one 1 output.
As shown in Figure 3, bus selection logical one 1 checks that whether having chip to make bus uses request (S20).When from the bus request signal BR0 of first external chip when the time, t1 was allowed to, shown in Fig. 4 A, logical one 1 with the chip number of first chip with No. 10 compare (S21) from the bus selection of cycling circuit.When first chip number is identical with bus selection BS0, be that bus selection BS0 is when providing from cycling circuit 10, bus selection logical one 1 output bus is selected signal BA0, in order to allowing the first chip master bus, and to cycling circuit 10 output stop signals.Therefore, first chip uses bus transmission/reception data, and the driving of cycling circuit 10 is ended according to stop signal, finishes to use bus up to first chip.
Yet, if the chip number of first chip is different with bus select signal BS0, bus selection logical one 1 repeat above-mentioned steps (S20, S21).
Then, when first chip when time t2 finishes it to the use of bus, bus selection logical one 1 is forbidden stop signal, thereby drives cycling circuit 10 (S25) once more, checks that then whether having other chip to make chip uses request (S20).As check result, because use the bus request signal BR2 of outside the 3rd chip of bus to be allowed at time t3 from a request, shown in Fig. 4 C, so bus selection logical one 1 as mentioned above the chip number of the 3rd chip with identical from the bus selection BS2 of cycling circuit 10 in to bus select signal BA2 of the 3rd chip output, and to cycling circuit 10 output stop signals.Therefore, the 3rd chip uses bus, thus transmissions/receptions data, and the operation of cycling circuit 10 ended according to stop signal, up to the 3rd chip end use bus.Then, when stop signal was under an embargo, cycle signal 10 was driven once more.
Then, Chang Gui bus master arbitration circuit is arbitrated between the chip that sends bus use request by repeatedly carrying out said process.
Yet, in this operation, a plurality of external chips are output bus request signal BR0-BRn aperiodically, bus selection logical one 1 gives master bus power at first to ask to use the chip of bus, when the first request chip finishes to use bus, receive then and use request, and give this another chip bus master power from the bus of another chip input.
When receiving a plurality of bus request signal, a problem has appearred, and promptly Chang Gui bus master arbitration circuit can not give a certain chip with bus master power.For example, bus selection logical one 1 gives at first to ask to use the chip of bus with master bus power, and gives another chip with bus master power when the first request chip finishes to use bus.Yet, shown in Fig. 4 A to 4C, when first asks chip in time t2 end use bus, cycling circuit 10 is driven once more, and after " 1 " was added to previous bus selection BS0, cycling circuit 10 was sequentially exported the bus selection BS1 that begins from BS1, BS2 ..., BSn.Further, if select request signal BR2 from the 3rd chip input bus at time t3, when cycling circuit 10 when bus selection logical one 1 provides bus selection BS2 corresponding to bus selection request signal BR2,1 output of bus selection logical one gives bus master power the bus select signal BA2 of the 3rd chip.
This is because bus selection logical one 1 gives another chip with bus master power when a certain chip finishes to use bus.
Then, when the 3rd chip finish to use bus, if input bus request signal BR5 not, but imported another bus request signal BR, then bus selection logical one 1 provides bus master power the chip of bus request signal BR.Therefore, when repeating this operation, the 6th chip of output bus request signal BR5 can not receive bus master power at last.As a result, the chip that is not given bus master power can cause capability error, more seriously even obliterated data.
Therefore, the present invention is directed to bus master reservation and an arbitration circuit and a using method thereof of having eliminated prior art problems and defective.
An object of the present invention is to provide a kind of bus master reservation and arbitration circuit and using method thereof that keeps effectively and the bus request signal that irregularly provides is provided.
Further, another object of the present invention provides a kind of bus master reservation and arbitration circuit and using method thereof that obtains system reliability by the pattern of switching the bus selection logic according to the stick signal number between normal and retained-mode.
As implement and general description, in order to realize these and other advantages of the present invention and purpose, provide a kind of bus master to keep and arbitration circuit, comprising: one first output buffer is used to cushion a plurality of bus request signals; A cycling circuit is used to export periodic bus selection number; A bus stick signal generation circuit, be used for by the testbus request signal come output bus stick signal and output expression stick signal store status/the 2S signal; And a bus selection logic, the output that is used for according to first output buffer or bus stick signal generation circuit comes output bus to select signal, switches the operator scheme of this bus selection logic according to/2S signal.
In addition, to achieve these goals, provide a kind of bus master to keep and referee method, comprised the steps: whether inspection/2S signal is allowed to; When/when being under an embargo, the 2S signal selects signal with output bus according to carrying out a normal manipulation mode from the bus request signal of a FIFO; When/when being allowed to, the 2S signal selects signal with output bus according to carrying out a reservation operations pattern from the bus stick signal of a FIFO; And use when bus at every turn and repeat above-mentioned steps when finishing.
Here the accompanying drawing that comprises provides further understanding of the invention, has constituted the part of this instructions, and accompanying drawing has shown embodiments of the invention, is used from instructions one and explains principle of the present invention.
In the drawings:
Fig. 1 is the block scheme of the bus master arbitration circuit of a routine;
Fig. 2 is the process flow diagram of the operation of the cycling circuit in the displayed map 1;
Fig. 3 is the process flow diagram of the operation of the bus selection logic in the displayed map 1;
The oscillogram of the bus request signal among Fig. 4 A to 4C input Fig. 1;
Fig. 5 is the block scheme according to bus master reservation of the present invention and arbitration circuit;
Fig. 6 is the more detailed block diagram of the bus stick signal generating unit of Fig. 5;
Fig. 7 is the more detailed block diagram of the clock signal generating unit of Fig. 5; And
Fig. 8 is that the bus master of displayed map 5 keeps and the process flow diagram of the operation of arbitration circuit.
With reference now to accompanying drawing, describes the preferred embodiments of the present invention in detail.
Fig. 5 has shown according to bus master of the present invention and has kept and arbitration circuit.As shown in the figure, bus master reservation and arbitration circuit have first output buffer 100, cycling circuit 101, bus selection logical one 02, bus stick signal generating unit 103, clock signal generating unit 104, first in first out (FIFO) 105 and second output buffer 106.
More particularly, the bus request signal BR0-BRn that first output buffer 100 provides from external chip to 02 output of bus selection logical one, when two storages (two-store) (/ when 2S) signal or stop signal are allowed to, cycling circuit 101 shut-down operations, and when/2S signal or stop signal were under an embargo, cycling circuit 101 was exported periodic bus selection BS0-BSn with regular intervals of time.
When/when the 2S signal is allowed to, promptly mean/the 2S signal is in low level, bus selection logical one 02 is selected signal BA0-BAn (retained-mode) according to the bus stick signal BRr0-BRrn output bus that provides from second output buffer 106, and when/when the 2S signal was under an embargo, bus selection logical one 02 was selected signal BA0-BAn (normal mode) according to the bus request signal BR0-BRn output bus that provides from first output buffer 100.It should be noted that when a certain chip was brought into use bus, bus selection logical one 02 was added to stop signal on the cycling circuit 101 in normal mode.
Come the bus stick signal generating unit 103 of output bus stick signal BRr0-BRrn to form by testbus request signal BR0-BRn, as shown in Figure 6 by a plurality of bus stick signal generator 103-1 to 103-n.Here, each bus stick signal generator comprises: a d type flip flop 20, according to clock signal of system SCLK to a bus request signal BRx (x=0,1 ..., n) sample; An XOR gate 21 receives output signal and bus request signal BRx from d type flip flop 20; A not gate 22 makes bus request signal BRx anti-phase; And one and door 23, operate carrying out AND from the output of not gate 22 and XOR gate 21 respectively, thus output bus stick signal BRrx.
The clock signal generating unit 104 that produces various clock signals for FIFO105 receive bus select signal BA0-BAn, bus stick signal BRrx and/the 2S signal, thereby export an input clock signal ICLK, clock signal OCLK and a No BAx (NBA) signal.As shown in Figure 7, clock signal generating unit 104 comprises: one or 30, to NBA ,/2S and clock signal of system carry out the OR operation, thereby output clock signal OCLK; An OR door 31, to bus stick signal BRr0-BRrn and non-NULL (/NE) signal carries out the OR operation; One with door 32, to or door 31 output and/the NE signal carries out the AND operation, thereby output input clock signal ICLK; And a Sheffer stroke gate 33, a plurality of bus select signal BA0-BAn are carried out the NAND operation, thus output NBA signal, and the NBA signal is allowed to (low level) when bus select signal BA0-BAn is under an embargo (high level).
FIFO105 is according to input and output clock signal ICLK, OCLK storage and output bus stick signal BRr0-BRm from clock signal generating unit 104.In addition, FIFO105 has a counter that bus stick signal BRx is counted.Here, when the bus stick signal BRx of storage was two or more, FIFO105 output was in low level/2S signal, thereby allows other circuit workings at the bus request retained-mode.In addition, a FIFO105 in the end storage area stores the bus stick signal BRr of first input, from the bus stick signal BRr of second input therein uses advanced go out pattern earlier.After having exported the bus stick signal BRx of all storages, FIFO105 deletes the bus stick signal BRr of first input.Equally, when being filled with the bus stick signal BRx of storage, FIFO105 is to clock signal generating unit 104 output/NE signals, thereby forbids input clock signal ICLK.
When/when the 2S signal is under an embargo, 106 shut-down operations of second output buffer.And when/when the 2S signal was allowed to, second output buffer 106 was to the bus stick signal BRr0-BRrn of bus selection logical one 02 output from FIFO105 output.
With reference now to the operation of description of drawings according to bus master reservation of the present invention and arbitration circuit.
Bus stick signal generating unit 103 receives the bus request signal BR0-BRn from a plurality of external chips, and the bus stick signal BRr0-BRrn by stick signal generator 103-1 to the 103-n output short pulse type that shows among Fig. 6.Here, because/the NE signal is a high level, clock signal generating unit 104 with door 32 output also be the input clock signal ICLK of short pulse type, Sheffer stroke gate 33 output low level NBA signals are not because currently have bus select signal BA0-BAn to provide from bus selection logical one 02.Therefore, the input clock signal ICLK that FIFO105 provides according to clock signal generating unit 104 is memory bus stick signal BRr0-BRrn therein sequentially, and the counter (not shown) that provides in FIFO105 is counted the number of the bus stick signal of storage.It should be noted that here the bus stick signal sequentially is stored in the storage area of FIFO105 from the bus stick signal of second input, the bus stick signal of first input is stored in last part of its storage area.
Here, for convenience of description, shown in Fig. 4 A to 4C, bus request signal BR0, BR5, BR3, BR2 that order is imported describe as an example.
At first, when first external chip when time t1 provides bus request signal BR0, bus stick signal generating unit 103 testbus request signal BR0, therefore export the bus stick signal BRr0 of the 10000... pattern of short pulse type, FIFO105 is according to the last part memory bus stick signal BRr0 of input clock signal ICLK at storage area.Because the number that current NBA signal is in low level and bus stick signal is 1, FIFO105 output be in high level/the 2S signal.As a result, second output buffer 106 according to by or door OR1 provide be in high level/shut-down operation of 2S signal, first output buffer 100 and cycling circuit 101 according to by not gate IN1 anti-phase/the 2S signal begins to drive.
Therefore, with the same in the prior art, the low level/2S signal that is provided to a circulation switching pin SW makes bus selection logical one 02 carry out normal operator scheme.That is to say, bus selection logical one 02 receives bus request signal BR0 from first output buffer 100, and when first chip number corresponding to from the bus select signal BS0 of cycling circuit 101 time, output is used for bus master power is given the bus select signal BA0 of first chip, also stop signal is outputed to cycling circuit 101.Therefore, first chip uses bus transmission/reception data, and the driving of cycling circuit 101 is ended according to stop signal, finishes to use bus up to first chip.
Yet, when bus request signal BR5, BR3 respectively from the 6th and the four-core sheet produce and first chip when just using bus, bus request signal BR5, BR3 are read as 0000010..., 0001000... respectively, and sequentially are stored in the bus stick signal generating unit 103 as mentioned above.Here, the counter that provides in FIFO105 is counted bus stick signal BRr5, BRr3, thereby with low level output/2S signal.Here, when the bus stick signal BRrx of input surpassed the memory capacity of FIFO105, FIFO105 was to clock signal generating unit 104 output/NE signals, so that bus stick signal generating unit 103 is no longer to FIFO105 output bus stick signal BRrx.Then, when first chip finished to use bus, clock signal generating unit 104 provided low level NBA signal to FIFO105, and FIFO105 exports the bus stick signal BRr5 of second input then according to clock signal OCLK.
Therefore, the driving of first output buffer 100 and cycling circuit 101 is ended according to being in low level/2S signal, second output buffer 106 begins to drive, bus selection logical one 02 according to be provided to its circulation switch pin SW be in high level/2S signal Processing reservation operations pattern.That is, according to the stick signal BRr5 that provides by second output buffer 106,02 output of bus selection logical one gives bus master power the bus select signal BA5 of the 6th chip.Then, when the 6th chip finish to use bus, so clock signal generating unit 104 provides when being in low level NBA signal, FIFO105 by second output buffer 106 to the next bus stick signal BRr3 of bus selection logical one 02 output.Therefore, bus selection logical one 02 is selected signal BA3 according to stick signal BRr3 output bus, makes the four-core sheet obtain bus master power.
Yet, because from the bus stick signal BRr0 of first chip is unique bus stick signal among the current FIFO105 of being retained in, so FIFO105 output is in high level/2S signal, delete the bus stick signal BRr0 in the last part that is stored in storage area then, and with counter reset, so that can store another new bus stick signal therein.So, from FIFO105 provide be in high level/the 2S signal ends the operation of second output buffer 106, and first output buffer 100 and cycling circuit 101 recover its operations.And, bus selection logical one 02 according to be provided to its circulation switch pin SW/the 2S signal returns normal manipulation mode.In addition, when the four-core sheet time t2 finish to use bus and at time t3 when the 3rd chip provides bus request signal BR5, the same normal manipulation mode of carrying out in bus selection logical one 02 and the prior art.
As mentioned above, when a plurality of bus request signal BR0-BRn was provided, bus master reservation/arbitration circuit of the present invention kept and sequentially handles bus request signal BR0-BRn.This operation has solved the problem that bus master power can not be given a certain chip in the prior art.That is to say, as shown in Figure 8, bus selection logical one 02 at first check be provided to its circulation switch pin SW/whether the 2S signal is high level (S30).If/2S signal is a high level, bus selection logical one 02 is carried out reservation operations pattern (S31), and if/2S is a low level, the same normal manipulation mode (S32) of carrying out in bus selection logical one 02 and the prior art then.Then, when the bus of finishing respective chip is used, repeat above-mentioned steps (S30-S32) (S33).
Keep and arbitration circuit keeps and arbitration operation by the bus of carrying out the order of the bus request signal that irregularly provides according to bus master of the present invention, solved and bus master can not have been weighed the problem that give certain chip.
In addition, owing between normal and retained-mode, switch the pattern of bus selection logic according to the number of stick signal according to bus master reservation of the present invention and arbitration circuit, can more effectively keep with arbitration bus and use request, finally can obtain the reliability of system.
It will be apparent to those skilled in the art that under the situation that does not depart from the spirit or scope of the present invention, at bus master reservation of the present invention and arbitration circuit and use in the method for this circuit and can carry out various modifications and variations.Therefore, the present invention has covered the modifications and variations that fall into this invention in subsidiary claim and the equivalency range thereof.
Claims (20)
1. a bus master keeps and arbitration circuit, comprising:
One first output buffer is used to cushion a plurality of bus request signals;
A cycling circuit is used to export periodic bus selection number;
A bus stick signal generation circuit is used for coming output bus stick signal and output to represent first signal of stick signal store status by the testbus request signal; And
A bus selection logic is used for coming output bus to select signal according to the output of first output buffer or bus stick signal generation circuit, switches the operator scheme of this bus selection logic according to first signal.
2. bus master as claimed in claim 1 keeps and arbitration circuit, it is characterized in that:
When at least two bus stick signals were stored in the bus stick signal generation circuit, first signal was allowed to, so first output buffer and cycling circuit are out of service.
3. bus master as claimed in claim 1 keeps and arbitration circuit, it is characterized in that:
When first signal was under an embargo, the bus selection logic working was at normal mode, and when first signal was allowed to, the bus selection logic working was at retained-mode.
4. bus master as claimed in claim 3 keeps and arbitration circuit, it is characterized in that:
In normal mode, the bus selection logical foundation is selected signal from the bus request signal of first output buffer with from the bus selection output bus of cycling circuit, in retained-mode, the bus selection logical foundation is selected signal from the output output bus of bus stick signal generation circuit.
5. bus master as claimed in claim 1 keeps and arbitration circuit, it is characterized in that:
Described bus stick signal generation circuit is not exported but is deleted the bus request signal of first input after the bus request signal of the last input of output.
6. bus master as claimed in claim 1 keeps and arbitration circuit, it is characterized in that:
Described bus stick signal generation circuit comprises:
A bus stick signal generating unit is used to detect a plurality of bus request signals;
A clock signal generating unit is used to export input clock signal and clock signal and a secondary signal;
A FIFO is used for according to the clock signal memory bus stick signal from clock signal generating unit; And
The bus stick signal that provides to bus selection logic output FIFO is provided one second output buffer.
7. bus master as claimed in claim 6 keeps and arbitration circuit, it is characterized in that:
FIFO comprises a counter that the number of bus stick signal is counted, and allows described first signal when wherein storing at least two bus stick signals.
8. bus master as claimed in claim 6 keeps and arbitration circuit, it is characterized in that:
Described secondary signal produces by bus select signal being carried out the OR operation, if the bus stick signal surpasses the memory capacity of FIFO, FIFO surpasses signal to capacity of clock signal generating unit output.
9. bus master as claimed in claim 7 keeps and arbitration circuit, it is characterized in that:
The stick signal of the last input of described FIFO output is forbidden first signal then, and is deleted the stick signal of first input, then with counter reset.
10. bus master as claimed in claim 6 keeps and arbitration circuit, it is characterized in that:
Described bus stick signal generating unit comprises a plurality of bus stick signal generators, and each bus stick signal generator comprises:
A d type flip flop is sampled to bus request signal according to clock signal of system;
An XOR gate receives output signal and bus request signal from d type flip flop;
A not gate makes bus request signal anti-phase; And
One and door are by operating the output bus stick signal to carrying out AND from the output of not gate and XOR gate.
11. bus master as claimed in claim 6 keeps and arbitration circuit, it is characterized in that:
Described clock signal generating unit comprises:
One first or door carry out the OR operation to a plurality of bus stick signals;
One with door, to first or the output of door and surpass signal from the capacity of FIFO and carry out the AND operation, thus the input input clock signal;
A Sheffer stroke gate is carried out the NAND operation to a plurality of bus select signals, thus the output secondary signal; And
One second or door carry out the OR operation to first, second signal and clock signal of system, thereby produce clock signal.
12. bus master as claimed in claim 11 keeps and arbitration circuit, it is characterized in that:
When at least two bus stick signals were stored among the FIFO, described first signal was allowed to.
13. a bus master keeps and arbitration circuit, comprising:
One first output buffer is used to cushion a plurality of bus request signals;
A bus stick signal generating unit is used for the testbus request signal;
A clock signal generating unit is used to produce the input and output clock signal;
A FIFO according to the clock signal memory bus stick signal from clock signal generating unit, and exports first signal of representing the stick signal store status;
One second output buffer is used to cushion the bus stick signal from FIFO;
A cycling circuit is used to export periodic bus selection number; And
A bus selection logic switches to normal mode or retained-mode according to described first signal, and comes output bus to select signal according to the output of first output buffer or bus stick signal generating unit.
14. bus master as claimed in claim 13 keeps and arbitration circuit, it is characterized in that:
When at least two bus stick signals were stored in the bus stick signal generation circuit, described first signal was allowed to, so first output buffer and cycling circuit are out of service.
15. bus master as claimed in claim 13 keeps and arbitration circuit, it is characterized in that:
In normal mode, the bus selection logical foundation is selected signal from the bus request signal of first output buffer with from the bus selection output bus of cycling circuit, in retained-mode, the bus selection logical foundation is selected signal from the output output bus of bus stick signal generation circuit.
16. bus master as claimed in claim 13 keeps and arbitration circuit, it is characterized in that:
Described FIFO after the bus stick signal of last input of output, deletes the bus stick signal of first input then from the bus stick signal of second input output bus stick signal sequentially.
17. bus master as claimed in claim 13 keeps and arbitration circuit, it is characterized in that:
Described FIFO forbids described first signal after the bus stick signal of last input of output, and to a counter reset.
18. a bus master keeps and referee method, comprising:
First step checks whether one first signal is allowed to;
Second step when first signal is under an embargo, is selected signal according to carrying out a normal manipulation mode from the bus request signal of a FIFO with output bus;
Third step when first signal is allowed to, is selected signal according to carrying out a reservation operations pattern from the bus stick signal of a FIFO with output bus; And
The 4th step is used when finishing when bus at every turn and is repeated first to third step.
19. bus master as claimed in claim 18 keeps and referee method, wherein when at least two bus stick signals are stored among the FIFO, described first signal is allowed to, and FIFO is kept at last storage area with the bus stick signal of first input, and from the bus stick signal of second input output bus stick signal sequentially.
20. bus master as claimed in claim 18 keeps and referee method, wherein FIFO forbids described first signal, and deletes the bus stick signal of first input after the bus stick signal of last input of output.
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR38779/98 | 1998-09-18 | ||
| KR38779/1998 | 1998-09-18 | ||
| KR19980038779 | 1998-09-18 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1248745A true CN1248745A (en) | 2000-03-29 |
| CN1227599C CN1227599C (en) | 2005-11-16 |
Family
ID=19551154
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 99100486 Expired - Fee Related CN1227599C (en) | 1998-09-18 | 1999-01-29 | Bus master-control reserving and arbitration circuit and use method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1227599C (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102163181A (en) * | 2010-02-17 | 2011-08-24 | 佳能株式会社 | Data processing apparatus and method of controlling the same |
| CN113467999A (en) * | 2021-07-08 | 2021-10-01 | 西安航天动力试验技术研究所 | Active thermal redundancy monitoring dual-computer switching system and method |
-
1999
- 1999-01-29 CN CN 99100486 patent/CN1227599C/en not_active Expired - Fee Related
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102163181A (en) * | 2010-02-17 | 2011-08-24 | 佳能株式会社 | Data processing apparatus and method of controlling the same |
| US8520693B2 (en) | 2010-02-17 | 2013-08-27 | Canon Kabushiki Kaisha | Data processing apparatus, method of controlling the same, and storage medium storing program |
| CN102163181B (en) * | 2010-02-17 | 2014-11-05 | 佳能株式会社 | Data processing apparatus and method of controlling the same |
| CN113467999A (en) * | 2021-07-08 | 2021-10-01 | 西安航天动力试验技术研究所 | Active thermal redundancy monitoring dual-computer switching system and method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1227599C (en) | 2005-11-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5258985A (en) | Combinational data generator and analyzer for built-in self test | |
| KR100238931B1 (en) | Fail determination unit of semiconductor memory testing device | |
| CN1489156A (en) | Storage test circuit | |
| US5497478A (en) | Memory access system and method modifying a memory interleaving scheme so that data can be read in any sequence without inserting wait cycles | |
| CN1112767C (en) | Flip-flop controller | |
| CN1729401A (en) | Connecting multiple test access port controllers through a single test access port | |
| CN1205524A (en) | Semiconductor memory testing apparatus | |
| EP0160539A2 (en) | Methods of and apparatus for reproducing recorded video signals | |
| CN1101961C (en) | Semiconductor integrated circuit with multiple flip-flop | |
| US5914964A (en) | Memory fail analysis device in semiconductor memory test system | |
| CN1227599C (en) | Bus master-control reserving and arbitration circuit and use method thereof | |
| WO1997002574A1 (en) | Method of testing semiconductor memory and apparatus for implementing the method | |
| CN1656386A (en) | Method and control circuitry for accessing multiple taps (test access ports) via a single tap | |
| CN1182881A (en) | Integrated circuit | |
| CN1176467A (en) | Method for testing semiconductor memory device and semiconductor memory device | |
| CN1641371A (en) | Test method for a semiconductor integrated circuit and a semiconductor integrated circuit | |
| CN1176544A (en) | Diversity receiver | |
| CN1184488C (en) | Semiconductor device contg. macro and its test method | |
| CN1928578A (en) | Test circuit and test method thereof | |
| CN1805054A (en) | Method for testing semiconductor chips using register sets | |
| CN1315018C (en) | Clock pulse switchover structure and its clock pulse switchover method | |
| CN1229812C (en) | Shift register with selective multiple shifts | |
| US20020041188A1 (en) | Method and apparatus for inspecting printed wiring boards | |
| CN1793999A (en) | Semiconductor integrated circuit | |
| JP3777047B2 (en) | Erasing method of flash memory device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee |
Owner name: LG ELECTRONIC CO., LTD. Free format text: FORMER NAME OR ADDRESS: LG INFORMATION + COMMUNICATIONS LTD. |
|
| CP03 | Change of name, title or address |
Address after: Seoul, South Kerean Patentee after: LG Electronics Inc. Address before: Seoul, South Korea Patentee before: LG Information & Communications, Ltd. |
|
| REG | Reference to a national code |
Ref country code: HK Ref legal event code: GR Ref document number: 1060072 Country of ref document: HK |
|
| ASS | Succession or assignment of patent right |
Owner name: LG- NORTEL CO., LTD. Free format text: FORMER OWNER: LG ELECTRONIC CO., LTD. Effective date: 20061103 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20061103 Address after: Seoul, South Kerean Patentee after: LG Nortel Co., Ltd. Address before: Seoul, South Kerean Patentee before: LG Electronics Inc. |
|
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20051116 Termination date: 20100129 |