CN1176544A - Diversity receiver - Google Patents

Diversity receiver Download PDF

Info

Publication number
CN1176544A
CN1176544A CN 97117872 CN97117872A CN1176544A CN 1176544 A CN1176544 A CN 1176544A CN 97117872 CN97117872 CN 97117872 CN 97117872 A CN97117872 A CN 97117872A CN 1176544 A CN1176544 A CN 1176544A
Authority
CN
China
Prior art keywords
received signal
circuit
instructed voltage
signal strength
maximum
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN 97117872
Other languages
Chinese (zh)
Inventor
中村大志
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of CN1176544A publication Critical patent/CN1176544A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Radio Transmission System (AREA)

Abstract

The diversity receiver is provided with a plurality of receivers each having a unique reception antenna and a maximum reception electric field strength index voltage selection circuit that selects and outputs one maximum reception electric field strength index voltage among the received electric field strength index voltages obtained by the receivers. Then the diversity receiver allows a reception electric field strength processing circuit to process information of an antenna reception electric field based on the maximum reception electric field strength index voltage from the maximum reception electric field strength index voltage selection circuit.

Description

Diversity receiver
The present invention relates to a kind of diversity receiver, relate in particular to the diversity receiver that obtains the antenna receiving signal strength information according to a RSSI voltage of from some received signal intensity indication (RSSI) voltages, selecting.
Conventional diversity receiver comprises a plurality of receivers, wherein each receiver is provided with a reception antenna, each receiver is used to export received signal intensity indication (hereinafter being referred to as ' RSSI ') voltage, be used to keep the peak holding circuit of each RSSI voltage, the mould of output that is used for the digital translation peak holding circuit is with to digital quantizer (hereinafter being referred to as " A/D converter ") be used for the comparator of comparison RSSI voltage.Each receiver is also exported the antenna input system signal as the receiver data.The output of A/D converter is imported into main circuit,, obtains the information of antenna receiving signal intensity according to these here.
At this diversity receiver, obtain the peak value retention value of RSSI voltage by receiver, be converted into digital signal by A/D converter, import this main circuit then, obtain the information of antenna receiving signal intensity here.On the other hand, comparator determines that by compare operation which RSSI voltage is bigger, and determines the information of output maximum antenna input system according to this.
Yet, in the diversity receiver of routine, have such problem, that is, peak holding circuit and A/D converter must handle from the RSSI voltage of each receiver output and only the RSSI voltage of a maximum as detecting data.Therefore, when the quantity of receiver is increased to greater than two, the quantity of have to further increase peak holding circuit and A/D converter.In other words, will strengthen integrated circuit, and integrated circuit becomes complicated and expensive thus.
Therefore, an object of the present invention is to provide a kind of diversity receiver that can effectively simplify its circuit formation.
According to the present invention, diversity receiver comprises:
A plurality of receivers, each receiver has a reception antenna;
Maximum received signal strength instructed voltage selector circuit is used to export the maximum received signal strength instructed voltage that the received signal intensity instructed voltage that obtains from a plurality of receivers is selected; With
Received signal strength information treatment circuit is used for according to the information of handling antenna receiving signal intensity from the maximum received signal strength instructed voltage of maximum received signal strength instructed voltage selector circuit input.
To explain the present invention in more detail in conjunction with the accompanying drawings, wherein:
Fig. 1 is the block diagram of the major part of the conventional diversity receiver of expression;
Fig. 2 represents the block diagram of diversity receiver major part according to the preferred embodiment of the invention;
Fig. 3 is the circuit diagram of the element of maximum RSSI selector circuit 109 in the presentation graphs 2;
Fig. 4 is the circuit diagram of the element of the maximum RSSI identification signal generation circuit 114 in the presentation graphs 2;
Fig. 5 is the identification signal A in the presentation graphs 4, the truth table of B;
Fig. 6 is that four end moulds in the presentation graphs 2 are with the circuit diagram of the element of switching circuit 115;
Fig. 7 be the expression be applicable to the diversity receiver among Fig. 2 another maximum RSSI selector circuit circuit diagram and
Fig. 8 is the block diagram that expression is applicable to another four ends analog switching circuit of the diversity receiver among Fig. 2.
Before the diversity receiver in explaining the preferred embodiments of the present invention, with the diversity receiver of the above-mentioned routine in the key-drawing 1.
Fig. 1 represents the major part of conventional diversity receiver, here 701 and 709 is to be respectively the reception antenna that receiver 702 and 710 provides, 703 and 711 is to indicate (hereinafter being referred to as ' RSSI ') voltage from the received signal intensity of receiver 702 and 710 outputs respectively, 704 and 712 is peak holding circuits of RSSI voltage, 705 and 713 is AD converters (hereinafter being referred to as ' A/D converter ') of the output of digital translation peak holding circuit 704 and 712, and 706 and 714 be the output of the A/D converter of input main circuit (not shown), obtains the information of antenna receiving signal intensity according to these outputs at main circuit.In addition, 707 and 715 is as the antenna input system signal that receives data, the 717th, and the comparator of comparison RSSI voltage, and 718 be the output of comparator 717.
Below, with the diversity receiver of the preferred embodiment of the present invention in the key-drawing 2.
At Fig. 2,101,102,103 and 104 is from having reception antenna 131 respectively, 132, four receivers 121 of 133 and 134,122,123 and the 124 RSSI voltages of exporting separately, 105,106,107 and 108 is the antenna input system signals as the radio-frequency (RF) data signal that receives from receiver 121 to 124, the 109th, select maximum RSSI (indication of the received signal intensity) selector circuit of the RSSI voltage of a maximum from RSSI voltage 101 to 104, the 111st, keeps the peak holding circuit of the peak value of maximum RSSI voltage, the 112nd, the A/D converter and 113 of digital translation peak value sustaining voltage is that 8 bit digital of maintenance antenna receiving signal strength information are exported.Received signal strength information treatment circuit 118 is by peak holding circuit 111, and the main circuit of A/D converter 112 and input aerial received signal strength information constitutes.
On the other hand, the 114th, according to the maximum RSSI identification signal generation circuit of discerning the digital signal of maximum antenna input system as the 3 bit signals output of the RSSI selection of exporting from maximum RSSI selector circuit 109.The 115th, according to the 2 bits output access of maximum RSSI identification signal generation circuit 114 and one of them four ends simulation switched circuit of output antenna input system signal 105 to 108 as maximum antenna input system signal 116.
Fig. 3 has represented maximum RSSI selector circuit 109 in detail.At this circuit, compare two RSSI voltages 101,102 by comparator 205, export a voltage that has big level between the RSSI voltage 101,102 selectively by switching-analog switch 208 according to this comparative result then.On the other hand, compare other two RSSI voltages 103,104, export a voltage that has big level between the RSSI voltage according to this comparative result selectively by switching an analog switch 209 then by comparator 206.
Then, compare through analog switch 208 by comparator 207, two RSSI voltages of 209 outputs, then according to this comparative result by switch an analog switch 210 export selectively have big level between two RSSI voltages a voltage as maximum RSSI voltage.At Fig. 3, a, b and c are the comparative result output (3 bit) from comparator 205,206 and 207.
Fig. 4 has represented maximum RSSI identification signal generation circuit 114 in detail.The 251st, import the NAND circuit that two comparative results are exported a and c, the 252nd, the inverter of anti-phase comparative result output c, the 253rd, the NAND circuit of input inversion output and comparative result output b, and 254 be between the output of NAND circuit 251,253, carry out with operate and circuit.With circuit 254 output-output A, inverter 252 output-output B.Fig. 5 is the output A to RSSI voltage, the truth table of B.
Fig. 6 represents the element of four ends simulations switched circuit 115, here according to output A, B by analog switch 271 select maximum between the antenna input system signals 105 to 108 one and with its output as maximum antenna input signal 116.
As mentioned above, in the diversity receiver of this embodiment, at first, maximum RSSI selector circuit 109 select maximum in four RSSI voltages outputs from receiver 121 to 124 one and with its output as maximum RSSI voltage 110.In detail, four RSSI voltage input comparators 205,206, pass through analog switch 208 according to comparative result then, 209 select bigger between them one and input comparator 207 once more, then according to comparative result by analog switch 210 select bigger one to export maximum RSSI voltage 110.That is to say, with match mode comparison RSSI voltage to obtain maximum RSSI voltage.
Then, resulting maximum RSSI voltage 110 is through peak holding circuit 111, and A/D converter 112 obtains the information of antenna receiving signal intensity here as 8 bit digital signal input main circuit 117 according to this digital signal.
On the other hand, at maximum RSSI identification signal generation circuit 114, the output a of maximum RSSI selector circuit 109 shown in Figure 3, the logical circuit that b and c (3 bit) input is shown in Figure 4, obtain 2 bit recognition data A corresponding to RSSI voltage shown in Figure 5 then, B.In addition, simulate switched circuit 115 as antenna input system signal 105 to 108 inputs four ends of radio-frequency (RF) data signal.At four ends simulation switched circuit 115, according to 2 bit recognition data A, B selects to output to the demodulator (not shown) as the maximum antenna input system signal 116 of one of maximum between the antenna input system signal 105 to 108 and with it, produces and export the reception data here.
Like this, by select maximum RSSI voltage as data from four RSSI voltages, can reduce the peak holding circuit that must provide and the quantity of A/D converter corresponding to the quantity routine of receiver.That is to say that it is necessary having only peak holding circuit 111 and A/D converter 113.Therefore, can reduce the quantity of parts, simplify entire circuit, reduce to the interface quantity of LSI and reduce manufacturing cost.
Simultaneously, as four ends simulation switched circuit 115, generally use double circuit type rather than single circuit type shown in Figure 6.In this case, maximum RSSI selector circuit 109A is used to the output a that provides shown in Figure 7, and b and c (3 bit) wherein omit the analog switch 210 of maximum RSSI selector circuit 109 shown in Figure 3.According to this output, maximum RSSI identification signal generation circuit 114 produces maximum RSSI identification signal A, B (2 bit).
On the other hand, according to maximum RSSI identification signal A, B, the maximum RSSI voltage 110 that the four ends simulation switched circuit 115A output with first analog switch 151 and second analog switch 152 shown in Figure 8 is selected from RSSI voltage 101 to 104 is also exported the maximum antenna input system signal of selecting from antenna input system signal 105 to 108 116.Like this, by using four ends simulation switched circuit 115A, so because RSSI voltage only needs an analog switch can save electric energy consumption.
Although according to certain embodiments has been fully and clearly openly to have described the present invention, but do not limit the appended claims thus, the appended claims can constitute and embody those skilled in the art whole modifications and interchangeable structure that can realize and that fall into its basic principle of stating fully.

Claims (4)

1, a kind of diversity receiver comprises:
A plurality of receivers, each receiver have a reception antenna;
Maximum received signal strength instructed voltage selector circuit, the maximum received signal strength instructed voltage that the received signal intensity instructed voltage that this circuit output obtains from described a plurality of receivers is selected; With
Received signal strength information treatment circuit, this circuit is according to the information of handling antenna receiving signal intensity from the described maximum received signal strength instructed voltage of described maximum received signal strength instructed voltage selector circuit input.
2, diversity receiver according to claim 1, wherein:
Described maximum received signal strength instructed voltage selector circuit comprises a plurality of comparators, each comparator compares two described received signal intensity instructed voltage in the match mode, with a plurality of switches, each switch is exported bigger and finally export described maximum received signal strength instructed voltage by the compare operation of described match mode in described two received signal intensity instructed voltage according to the comparative result of described corresponding comparator.
3, diversity receiver according to claim 2 also comprises:
Maximum received signal strength instructed voltage identification signal generation circuit, this circuit produces the identification signal of described maximum received signal strength instructed voltage according to the output of the described comparator of described maximum received signal strength instructed voltage selector circuit; With
The simulation switched circuit, the maximum antenna input system signal that the antenna input system signal that this circuit receives from described reception antenna according to the described identification signal output that is produced by described maximum received signal strength instructed voltage identification signal generation circuit is selected.
4, diversity receiver according to claim 3, wherein:
Described simulation switched circuit comprises first analog switch, the described maximum received signal strength instructed voltage that this switch is selected from described a plurality of received signal intensity instructed voltage according to the described identification signal output that is produced by described maximum received signal strength instructed voltage identification signal generation circuit, with second analog switch, the described maximum antenna input system signal that this switch output is selected from described antenna input system signal.
CN 97117872 1996-07-16 1997-07-16 Diversity receiver Pending CN1176544A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP8186440A JPH1032529A (en) 1996-07-16 1996-07-16 Diversity receiver
JP186440/96 1996-07-16

Publications (1)

Publication Number Publication Date
CN1176544A true CN1176544A (en) 1998-03-18

Family

ID=16188491

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 97117872 Pending CN1176544A (en) 1996-07-16 1997-07-16 Diversity receiver

Country Status (4)

Country Link
JP (1) JPH1032529A (en)
CN (1) CN1176544A (en)
AU (1) AU740400B2 (en)
SG (1) SG67402A1 (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7627301B2 (en) 2006-02-17 2009-12-01 Shenzhen Mindray Bio-Medical Electronics Co., Ltd. Spatial diversity receiving device and input channel switching method
CN102104204A (en) * 2009-12-22 2011-06-22 光宝科技股份有限公司 Multiple input multiple output (MIMO) antenna device
CN102315874A (en) * 2011-10-18 2012-01-11 南京信息职业技术学院 Short-range wireless communication package diversity method
CN102412873A (en) * 2011-10-18 2012-04-11 南京信息职业技术学院 Short-distance wireless telemetry PC diversity method
CN103414507A (en) * 2013-07-26 2013-11-27 北京小米科技有限责任公司 Mobile terminal and method and device for switching antennas of mobile terminal
CN104601234A (en) * 2014-12-04 2015-05-06 复旦大学 High-speed weak signal obtaining circuit
CN106849380A (en) * 2017-04-17 2017-06-13 华南师范大学 A kind of phased microwave energy collection device and method based on Butler matrixes

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010256175A (en) * 2009-04-24 2010-11-11 Sharp Corp Inspection apparatus and inspection method of semiconductor integrated circuit device
JP2012047519A (en) * 2010-08-25 2012-03-08 Nippon Soken Inc Battery state monitor

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04302542A (en) * 1991-03-29 1992-10-26 Nec Corp Maximum received electric field detecting circuit

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7627301B2 (en) 2006-02-17 2009-12-01 Shenzhen Mindray Bio-Medical Electronics Co., Ltd. Spatial diversity receiving device and input channel switching method
CN102104204A (en) * 2009-12-22 2011-06-22 光宝科技股份有限公司 Multiple input multiple output (MIMO) antenna device
CN102315874A (en) * 2011-10-18 2012-01-11 南京信息职业技术学院 Short-range wireless communication package diversity method
CN102412873A (en) * 2011-10-18 2012-04-11 南京信息职业技术学院 Short-distance wireless telemetry PC diversity method
CN102412873B (en) * 2011-10-18 2014-03-12 南京信息职业技术学院 Short-distance wireless telemetry PC diversity method
CN102315874B (en) * 2011-10-18 2014-03-12 南京信息职业技术学院 Short-range wireless communication package diversity method
CN103414507A (en) * 2013-07-26 2013-11-27 北京小米科技有限责任公司 Mobile terminal and method and device for switching antennas of mobile terminal
CN104601234A (en) * 2014-12-04 2015-05-06 复旦大学 High-speed weak signal obtaining circuit
CN106849380A (en) * 2017-04-17 2017-06-13 华南师范大学 A kind of phased microwave energy collection device and method based on Butler matrixes

Also Published As

Publication number Publication date
JPH1032529A (en) 1998-02-03
AU740400B2 (en) 2001-11-01
AU2869097A (en) 1998-01-22
SG67402A1 (en) 1999-09-21

Similar Documents

Publication Publication Date Title
US7372390B2 (en) Analog-digital converter circuit
EP0577330B1 (en) Improved variable length decoder
US7053810B2 (en) Successive approximation analog/digital converter with reduced chip area
CN1176544A (en) Diversity receiver
JPH07193509A (en) Thermometer binary encoding method
US6809674B1 (en) Analog-to-digital converters
KR0156152B1 (en) Maximum value selecting circuit
KR20070109487A (en) Effective decoding method of h.264/avc context-based adaptive variable length coding
US5995029A (en) Parallel bit counter using bit sorters
US5404138A (en) Apparatus for decoding variable length codes
CN1144370C (en) High-speed encoding device and method thereof
US10826520B1 (en) Successive approximation register analog-to-digital converter
US6618804B1 (en) System and method for rearranging bits of a data word in accordance with a mask using sorting
US6411241B1 (en) A/D converter
CN102857226B (en) Successive approximation type analog-to-digital converter
CN104852733B (en) Dynamic element matching encoder
CN1062404C (en) Double-input analog-to digital converter using a single converter module
US6269419B1 (en) Information processing method and information processing apparatus having interrupt control function with priority orders
US7050647B2 (en) Median filter
KR100291814B1 (en) Priority Encoders and Priority Encoding Methods
US6741192B2 (en) A/D conversion method for serial/parallel A/D converter, and serial/parallel A/D converter
CN1449118A (en) A/d converter circuit
CN1605157A (en) Analog-to-digital converter and method of generating an intermediate code for an analog-to-digital converter
CN1209602A (en) Master plate of programmable controller system and power-supply unit and CPU unit on same
US7123173B1 (en) Method and system for a feed-forward encoder

Legal Events

Date Code Title Description
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C06 Publication
PB01 Publication
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication
REG Reference to a national code

Ref country code: HK

Ref legal event code: WD

Ref document number: 1008278

Country of ref document: HK