CN1205785C - Multiplexing method and device for 100M ether net and 2Mb/s circuit - Google Patents
Multiplexing method and device for 100M ether net and 2Mb/s circuit Download PDFInfo
- Publication number
- CN1205785C CN1205785C CN 02125930 CN02125930A CN1205785C CN 1205785 C CN1205785 C CN 1205785C CN 02125930 CN02125930 CN 02125930 CN 02125930 A CN02125930 A CN 02125930A CN 1205785 C CN1205785 C CN 1205785C
- Authority
- CN
- China
- Prior art keywords
- data
- signal
- ethernet
- line
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Time-Division Multiplex Systems (AREA)
Abstract
The present invention relates to a multiplexing device of data signals of a data network and a speech network, and a method thereof. The multiplexing device of data signals of a data network and a speech network is composed of a transmitting part and a receiving part, wherein the transmitting part comprises a physical layer receiving device, a 4B/5B encoding device, a code speed regulating device, a line encoding device, a parallel-series transforming device and a light transmitting module; the receiving part comprises a light receiving module, a decoding device, a physical layer transmitting device, a line decoding device and a code speed regulating device. According to the multiplexing device of the data network and the speech network, and the method thereof in the present invention, the multiplexing of the data network and the speech network is realized, and the multiplexing technology of the Ethernet and the 2 Mb/s circuit is utilized to the utmost extent. The present invention has the advantages of simple implementation and no need of buffer addition, and the Ethernet can reach full speed of hundred millions.
Description
Technical field
The present invention relates to the digital multiplexing of optical communication, particularly the multiplexer of the data-signal of data communication network and voice communication network and method.
Background technology
At present, Ethernet is most widely used in the data network, in the voice transfer net substantially with the 2Mb/s circuit as interface, and they separate in transmission network, though also have by conversion, in data network, pass voice (as IP phone etc.), in the voice transfer net, pass data (being converted to 2Mb/S etc.) as Ip over SDH, Ethernet, but general shortcoming is the conversion equipment complexity, difficult treatment, the cost height, the transmission bandwidth utilance is low, and when especially Ethernet being converted to the most frequently used 2Mb/s interface of optical transceiver, transmission bandwidth is difficult to reach the speed of Ethernet; And in data network, pass the 2Mb/s circuit, be difficult to reach the carrier-class requirement especially.
Summary of the invention
The present invention is the problem that solves data network and voice network separated transmission, 100Mb/s Ethernet and a plurality of 2Mb/s circuit multiplexer transmit by a pair of optical fiber at full speed together.Only use a set of equipment, offer the multiple application of user.
The invention provides the multiplexer of a kind of Ethernet and a plurality of 2Mb/s circuit, this multiplexer is formed by sending part and receiving unit, its feature because: the sending part branch comprises: the ethernet physical layer receiving system, be used to receive the Ethernet data signal of input, and from the Ethernet data signal, extract clock; The 4B/5B code device is used to the single channel 100Mb/S Ethernet data signal of encoding and receiving; Code quick adjusting device is used for the 2Mb/s data-signal that justification is imported; The line coding device, the 2Mb/s data-signal of process justification is multiplexed as the data-signal of single channel 25Mb/S; The parallel serial conversion device is used for and will interleaves the multiplexing parallel serial conversion that carries out by bit, output serial transmission line data-signal through the Ethernet data signal of 4B/5B code device coding and the data-signal of process line coding device code; Optical transmission module receives the data-signal of being exported by the parallel serial conversion device and is converted to light signal, exports by optical fiber; With first clock generating device, receive from the clock signal of ethernet physical layer receiving system output and generate line clock, this line clock is offered described parallel serial conversion device; Receiving unit comprises: Optical Receivers is used to receive the light signal by Optical Fiber Transmission and is converted to the signal of telecommunication; The serial to parallel conversion device, being used for the switched signal of telecommunication of serial to parallel conversion is the multichannel data signal; The 4B/5B decoding device is used for decoding data signal, recovers the Ethernet data signal; The ethernet physical layer dispensing device receives the Ethernet data signal that has recovered and is sent to Ethernet; The line decoding device, the data-signal that described serial to parallel conversion device is exported carries out the detection of frame sign indicating number, and to confirming as the data-signal decoding that is generated by the 2Mb/s data multiplex, obtains multichannel 2Mb/s data-signal; Code quick adjusting device carries out justification to the 2Mb/s data-signal, exports original 2Mb/s data; The line clock recovery device recovers line clock, and offers described serial to parallel conversion device and second clock generating means from the line signal of Optical Receivers output; With the second clock generating means, from the clock signal of line clock recovery device output, generate the 25Mb/s clock signal that is used for line decoding device and code quick adjusting device.
The invention provides the method for a kind of Ethernet and a plurality of 2Mb/s circuit multiplexers, data and voice data transmission service can be provided simultaneously, this method may further comprise the steps: Ethernet data carries out the 5B coding, and the beginning of flag data frame, end and idle the filling generate the data of five road 25Mb/s; Under the control of 150Mb/s circuit tranmitting data register, interleave by bit and multiplexingly the 2Mb/s signal to be carried out justification come multiplexing multichannel 2Mb/s signal, obtain the data-signal of one road 25Mb/s; Five tunnel data that comprise the 25Mb/s data of Ethernet data and the multiplexing 25Mb/s that obtains of a plurality of 2Mb/s data-signals of a route are carried out bit and are interleave multiplexingly, generate stream line and send.
Method and device according to Ethernet of the present invention and a plurality of 2Mb/s circuit multiplexers, realized the fusion of data network and voice network, utilized the technology of Ethernet and 2Mb/s circuit multiplexer to greatest extent, realized simple, do not need to add buffer memory, Ethernet can reach full speed 100,000,000.A set of equipment can satisfy two kinds of application.
Description of drawings
Fig. 1 is the block diagram of the multiplexer of expression Ethernet of the present invention and a plurality of 2Mb/s circuit.
Embodiment
Be described in detail the multiplexer of Ethernet of the present invention and a plurality of 2Mb/s circuit below with reference to Fig. 1.
The multiplexer of Ethernet of the present invention and a plurality of 2Mb/s circuit comprises transmission part and receiving unit.Sending part, the ethernet physical layer receiver receives from the data flow of the Ethernet of Ethernet input and recovers data, MII interface by standard sends to the 4B/5B code device, after Ethernet data is encoded through the 4B/5B code device, produce the parallel data that 5 tunnel speed are 25Mb/s, promptly its actual total speed is 125Mb/s.Because 2Mb/s circuit and Ethernet are asynchronous,, make rate-matched so the 2Mb/s data-signal of input will carry out justification through code quick adjusting device earlier.First clock generating device receives from the clock signal of ethernet physical layer receiving system output and generates line clock, and this line clock is offered described parallel serial conversion device; The multichannel 2Mb/s data-signal 25MHz clock (25M CLK) that utilizes the ethernet physical layer receiver to extract from ethernet data stream in 25Mb/s line coding device carries out multiplexingly then, forms and Ethernet 25Mb/s data code flow synchronous, that have frame structure.The 25Mb/s data that the Ethernet data of five road 25Mb/s and one tunnel a plurality of 2Mb/s circuit multiplexers generate adopt bit to interleave serial transmission line code stream multiplexing, that parallel serial conversion generates 150Mb/s in parallel to serial converter, and it is to utilize the circuit tranmitting data register of 150Mb/s to control that this bit interleaves multiplexing.The circuit tranmitting data register of 150Mb/s is produced and is offered parallel to serial converter by first clock generating device, it is that the 25Mb/s clock of the data-signal that receives from Ethernet carries out 6 frequencys multiplication and obtains.Therefore bit is interleave and become possibility.Serial transmission line code stream behind the parallel serial conversion sends to optical transmission module, by optical transmission module it is carried out the electro-optical signal conversion and sends by optical fiber then.
At receiving unit, Optical Receivers receives the light signal of input and is converted to the signal of telecommunication.At first pass through the line clock that the line clock recovery device obtains receiving, and offer described serial to parallel conversion device and second clock generating means, generate the clock signal that is used for line decoding device and code quick adjusting device from the clock signal of line clock recovery device output, data-signal is done the data-signal that serial to parallel conversion obtains six road 25Mb/s by the serial to parallel conversion device.The data of this six road 25Mb/s comprise Ethernet data signal and the multiplexing data of one tunnel a plurality of 2Mb/s of five road 25Mb/s.The second clock generating means produces the 25MHz clock with the clock signal frequency division of line clock recovery device output, detect the frame sign indicating number of the data-signal of 25Mb/s respectively, what find the frame sign indicating number is exactly data-signal by the 2Mb/s signal multiplexing, otherwise is exactly the Ethernet encoded data signals.Earlier hypothesis the six tunnel be the 25Mb/s data-signal by the speech data signal coding generation of 2Mb/s, and other five the tunnel is the Ethernet data signal.The 6th circuit-switched data signal is carried out the frame sign indicating number detect,, then confirm the data-signal of the encoded speech data generation that this circuit-switched data signal is 2Mb/s as if energy frame synchronization, and to this data-signal decoding, tell the 2Mb/s data-signal, carry out justification then, export original 2Mb/s data-signal; If can not frame synchronization, then serial to parallel conversion be postponed one, makes the position in the six tunnel corresponding 150Mb/s line code prolong one, detects again, up to frame synchronization.Because other five the tunnel is 5 bits of encoded of Ethernet data signal, therefore carry out the 4B/5B decoding, recover the Ethernet data signal, send to the ethernet physical layer dispensing device by standard MII interface again, export Ethernet then to.
According to Ethernet of the present invention and the multiplexing method of a plurality of 2Mb/s circuit datas, 100 m ethernet The data 5B coding, the end that begins of flag data frame is filled with idle, generates five road 25Mb/s data.Multichannel 2Mb/s signal is multiplexing with the 25MHz clock of Ethernet, obtains the multiplex data signal of 25Mb/s.25Mb/s The data bit through five road 25Mb/s Ethernet datas behind the 5B coding and one tunnel a plurality of 2Mb/s signal multiplexings generations interleaves multiplexing generation stream line and transmission.This multiplexing method circuit is simple, does not need buffer memory.The clock of line clock and 2Mb/s circuit multiplexer branch road adopts the clock that obtains from Ethernet, and bit is interleave becomes possibility.The transmission rate of Ethernet data can reach full speed 100,000,000.
Claims (4)
1. the multiplexer of an Ethernet and a plurality of 2Mb/s circuit, this multiplexer is formed by sending part and receiving unit, it is characterized in that:
The sending part branch comprises:
The ethernet physical layer receiving system is used to receive the Ethernet data signal of input, and extracts clock from the Ethernet data signal;
The 4B/5B code device is used to the single channel 100Mb/s Ethernet data signal of encoding and receiving;
Code quick adjusting device is used for the 2Mb/s data-signal that justification is imported;
The line coding device, the 2Mb/s data-signal of process justification is multiplexed as the data-signal of single channel 25Mb/s;
The parallel serial conversion device is used for and will interleaves the multiplexing parallel serial conversion that carries out by bit, output serial transmission line data-signal through the Ethernet data signal of 4B/5B code device coding and the data-signal of process line coding device code;
Optical transmission module receives the data-signal of being exported by the parallel serial conversion device and is converted to light signal, exports by optical fiber; With
First clock generating device receives from the clock signal of ethernet physical layer receiving system output and generates line clock, and this line clock is offered described parallel serial conversion device;
Receiving unit comprises:
Optical Receivers is used to receive the light signal by Optical Fiber Transmission and is converted to the signal of telecommunication;
The serial to parallel conversion device, being used for the switched signal of telecommunication of serial to parallel conversion is the multichannel data signal;
The 4B/5B decoding device is used for decoding data signal, recovers the Ethernet data signal;
The ethernet physical layer dispensing device receives the Ethernet data signal that has recovered and is sent to Ethernet;
The line decoding device, the data-signal that described serial to parallel conversion device is exported carries out the detection of frame sign indicating number, and to confirming as the data-signal decoding that is generated by the 2Mb/s data multiplex, obtains multichannel 2Mb/s data-signal;
Code quick adjusting device carries out justification to the 2Mb/s data-signal, exports original 2Mb/s data;
The line clock recovery device recovers line clock, and offers described serial to parallel conversion device and second clock generating means from the line signal of Optical Receivers output; With
The second clock generating means generates the 25Mb/s clock signal that is used for line decoding device and code quick adjusting device from the clock signal of line clock recovery device output.
2. according to the multiplexer of claim 1, it is characterized in that: described first clock generating device is one 6 frequency multiplier.
3. according to the multiplexer of claim 1, it is characterized in that: described second clock generating means is one 6 frequency divider.
4. the multiplexing method of an Ethernet and a plurality of 2Mb/s circuit may further comprise the steps:
Ethernet data carries out the 5B coding, and the beginning of flag data frame, end and idle the filling generate the data of five road 25Mb/s;
Under the control of 150Mb/s circuit tranmitting data register, interleave by bit and multiplexingly the 2Mb/s signal to be carried out justification come multiplexing multichannel 2Mb/s signal, obtain the data-signal of one road 25Mb/s;
Five tunnel data that comprise the 25Mb/s data of Ethernet data and the multiplexing 25Mb/s that obtains of a plurality of 2Mb/s data-signals of a route are carried out bit and are interleave multiplexingly, generate stream line and send.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 02125930 CN1205785C (en) | 2002-08-05 | 2002-08-05 | Multiplexing method and device for 100M ether net and 2Mb/s circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 02125930 CN1205785C (en) | 2002-08-05 | 2002-08-05 | Multiplexing method and device for 100M ether net and 2Mb/s circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1474550A CN1474550A (en) | 2004-02-11 |
| CN1205785C true CN1205785C (en) | 2005-06-08 |
Family
ID=34143146
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 02125930 Expired - Fee Related CN1205785C (en) | 2002-08-05 | 2002-08-05 | Multiplexing method and device for 100M ether net and 2Mb/s circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1205785C (en) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100477642C (en) * | 2005-05-31 | 2009-04-08 | 杭州华三通信技术有限公司 | Ethernet access device and access method thereof |
| CN1881979B (en) * | 2005-05-31 | 2010-11-10 | 杭州华三通信技术有限公司 | Ethernet physical layer low-speed transmission realizing method and its applied network apparatus |
| CN100542083C (en) * | 2005-08-24 | 2009-09-16 | 华为技术有限公司 | Realize the method and system of Network Synchronization by packet network |
| US7274315B2 (en) * | 2005-11-07 | 2007-09-25 | Broadcom Corporation | Scrambled block encoder |
| CN101035143B (en) * | 2006-03-09 | 2010-05-12 | 杭州华三通信技术有限公司 | Physical layer chip, method for transferring the signal and switcher |
| CN101072141B (en) * | 2006-05-09 | 2010-12-15 | 杭州华三通信技术有限公司 | Ethernet accessing converting device, multiplexing gateway device and accessing converting method |
| CN101119190B (en) * | 2007-09-10 | 2010-05-26 | 浙大网新科技股份有限公司 | Method for loading clock signal to ethernet linkage |
-
2002
- 2002-08-05 CN CN 02125930 patent/CN1205785C/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN1474550A (en) | 2004-02-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5940456A (en) | Synchronous plesiochronous digital hierarchy transmission systems | |
| US6519255B1 (en) | Universal optical network unit for use in narrowband and broadband access networks | |
| CN101159751B (en) | Method and device of transmitting time division multiplex service through IP switch network | |
| CN1135778C (en) | TDM multibus synchronous circuit and protocol, and operation method | |
| CN102820964A (en) | Method for aligning multichannel data based on system synchronizing and reference channel | |
| CN101640568A (en) | Method, device and system for transmitting and receiving client signals | |
| CN1205785C (en) | Multiplexing method and device for 100M ether net and 2Mb/s circuit | |
| CN100496001C (en) | Device and method for duplexing and deduplexing physical layer of Ethernet | |
| CN113489565B (en) | Multi-channel service shared channel transmission system based on synchronous time division multiplexing system | |
| US6208654B1 (en) | Cell multiplexing device for synchronous digital interface and method thereof | |
| CN1104789C (en) | Method and device for integrating ATM services with STM services | |
| CN100393014C (en) | Apparatus and method for implementing optical monitoring channel of dense wavelength division multiplex system | |
| CN201957032U (en) | Self-adaption multiplexer and de-multiplexer of broadband based on FPGA and priority level | |
| CN101547054B (en) | Data receiving device of parallel optical inter-connected system based on programmable device and method thereof | |
| CN2751314Y (en) | Digital video-audio optical fiber transmission system | |
| CN201398192Y (en) | Multiple-Ethernet electric-to-optical conversion device | |
| CN1980107B (en) | Method for realizing STM-256 frame-former | |
| CN2523120Y (en) | Digital video signal optical transmission adapting equipment | |
| CN101527870B (en) | Multi-Ethernet photoelectric conversion device and method for receiving and transmitting fiber data | |
| CN104618821B (en) | A kind of Aerospace Satellite communication multiplexing method based on FPGA | |
| CN1148897C (en) | Optical branching board for SDH device of access network | |
| CN101777966B (en) | Method for extending real-time data channel of gigabit Ethernet | |
| CN201499173U (en) | Data receiving device with low error rate and high flexibility | |
| WO2000067408A1 (en) | Dense wavelength division multiplexing-based network interface module | |
| CN105763242B (en) | A kind of Aerospace Satellite communication coupler and communication system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20050608 Termination date: 20140805 |
|
| EXPY | Termination of patent right or utility model |