CN1196985C - Computer apparatus - Google Patents

Computer apparatus Download PDF

Info

Publication number
CN1196985C
CN1196985C CN 02118123 CN02118123A CN1196985C CN 1196985 C CN1196985 C CN 1196985C CN 02118123 CN02118123 CN 02118123 CN 02118123 A CN02118123 A CN 02118123A CN 1196985 C CN1196985 C CN 1196985C
Authority
CN
China
Prior art keywords
signal
bios
input
input signal
basic input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 02118123
Other languages
Chinese (zh)
Other versions
CN1452038A (en
Inventor
杨宗儒
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Getac Technology Corp
Original Assignee
Mitac Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitac Technology Corp filed Critical Mitac Technology Corp
Priority to CN 02118123 priority Critical patent/CN1196985C/en
Publication of CN1452038A publication Critical patent/CN1452038A/en
Application granted granted Critical
Publication of CN1196985C publication Critical patent/CN1196985C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Storage Device Security (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)

Abstract

The present invention relates to a computer device, and is suitable for switching a plurality of basic input-output systems according to requirements. The present invention comprises a selector, a storage apparatus and a central processing unit, wherein the selector is used for providing selection signals corresponding to all basic input-output systems. The storage apparatus is coupled with the selector, is used for storing a plurality of basic input-output systems, and outputs relevant basic input-output systems according to the selection signals. The central processing unit is coupled with the storage apparatus, and is used for receiving the output basic input-output systems for the computer device to use. Users can select relevant and suitable basic input-output systems through the computer device according to different work requirements, and can select other basic input-output systems to make the computer device continue to work when the computer device does not work due to the problem of one basic input-output system of the computer device.

Description

Computer equipment
(1) technical field
The relevant a kind of computer equipment of the present invention, particularly relevant for a kind of computer equipment with a plurality of Basic Input or Output System (BIOS)s (BIOS), can use corresponding BIOS as required, to avoid taking place the danger of computer equipment deadlock because of the BIOS mistake.
(2) background technology
In the general computer system, no matter be notebook or desk-top computer, employed BIOS device all adopts the design of flash memory (flash memory).Yet it only has single BIOS data.The BIOS data necessary base program that is computer system when start, if during the flash memory access failure, can be because normal access BIOS data and cause computer system to move.
Under this situation, owing to computer system can't normally be used because of the BIOS content false, or even be in the state of deadlock, the user can't directly be modified to correct content from computer system with the BIOS data.Must take computing machine if will make the computer system can normal running this moment, and again with correct BIOS data by on the burned again flash memory of burning program, the basic setting value when perhaps the flash memory discharge being dispatched from the factory with recovery.In any case, all be the quite work of trouble of part for the user, show that present conventional art haves much room for improvement.
In No. 5964873, (Choi et.al) people's such as invention artificial Qiao Yi etc. United States Patent (USP), the method of a kind of renewal one ROM (read-only memory) Basic Input or Output System (BIOS) (ROM BIOS) is provided, and in the artificial United States Patent (USP) of breathing out Mo Dengren (Harmer et.al) of No. 5835760, invention, described one BIOS is provided method and the device to main frame.Yet above-mentioned known techniques does not all disclose relevant for the computer equipment with a plurality of BIOS.
(3) summary of the invention
In view of this, fundamental purpose of the present invention provides a kind of computer equipment, its internal storage has the BIOS more than two, and can select to use required BIOS by a selecting arrangement, comes the security and the stability of further raising system by the quantity that increases BIOS.
For achieving the above object, computer equipment of the present invention is applicable to as required and switches and use a plurality of BIOS, comprising:
One selecting arrangement is used to provide corresponding to one of described Basic Input or Output System (BIOS) and selects signal, comprises that further one first Sheffer stroke gate is used to receive one first input signal and one second input signal, and exports one first and control signal to memory storage; One second Sheffer stroke gate is used to receive described first input signal, described second input signal and one the 3rd input signal, and exports one first comparison signal; One the 3rd Sheffer stroke gate is used to receive described first input signal, described the 3rd input signal and one the 4th input signal, and exports one second comparison signal; And one with door, be used to receive described first comparison signal and second comparison signal, and export one second and control signal to memory storage;
One memory storage is coupled to described selecting arrangement, is used to store described Basic Input or Output System (BIOS) data, and exports corresponding Basic Input or Output System (BIOS) data, four Basic Input or Output System (BIOS) data of described storing device for storing according to described selection signal; And
One CPU (central processing unit) is coupled to described memory storage, is used to receive the Basic Input or Output System (BIOS) data of being exported and uses for computer equipment.
By the structure of described selecting arrangement, can provide four group selection signals to select its pairing BIOS data and to export it according to the signal of input.
For further specifying described purpose of the present invention, design feature and effect, the present invention is described in detail below with reference to accompanying drawing.
(4) description of drawings
Fig. 1 relates to the circuit block diagram of a preferred embodiment of the present invention.
Fig. 2 is the outside drawing of display chip AT49F008, and describes its each pin bit number and function.
Fig. 3 is the circuit structure diagram of display input device.
Fig. 4 shows according to selecting arrangement shown in Figure 3 11 its input signal I 0~I 3Truth table with the control signal relation of exporting.
(5) embodiment
Consult Fig. 1, Fig. 1 relates to the circuit block diagram of a preferred embodiment of the present invention.Provide a kind of computer equipment according to the embodiment of the invention, its inner memory storage 12 has a plurality of BIOS, and can select to use required BIOS by a selecting arrangement 11.It below is the structural relation of describing its each parts respectively.
Selecting arrangement 11 is used for providing selection signal corresponding to required BIOS according to action need.In the present embodiment, selecting arrangement 11 is the structural arrangements that adopt as shown in Figure 3.The structure of selecting arrangement 11 comprises first Sheffer stroke gate 31, is used to receive the first input signal I0 and the second input signal I 1, and export the first control signal CTRL18 to memory storage 12; Second Sheffer stroke gate 32 is used to receive the first input signal I 0, the second input signal I 1And the 3rd input signal I 2, and export first comparison signal; The 3rd Sheffer stroke gate 33 is used to receive the second input signal I 1, the 3rd input signal I 2And the 4th input signal I 3, and export second comparison signal; With door 34, be used to receive first comparison signal and second comparison signal, and export the second control signal CTRL19 to memory storage 12.In the present embodiment, I 0~I 3Control controlled by the switch shown in Fig. 3 (361 ~ 364) respectively, use the outputting level that changes the first control signal CTRL18 and the second control signal CTRL19.
Memory storage 12 is coupled to described selecting arrangement 11, is used to store described BIOS, and exports corresponding BIOS data according to described selection signal.In this embodiment, memory storage 12 is a flash memory (flashmemory), and simultaneously, present embodiment is to be example with memory storage 12 for the flash memory that can store 4 groups of BIOS data, and its chip number is AT49F008 or AT49F8192, is to be example with AT49F008 at this.Consult Fig. 2, Fig. 2 is the outside drawing of display chip AT49F008, and describes its each pin bit number and function.Wherein pin position 22 is chip enable signal (CE) (Chip Enable), pin position 24 be output enable signal (OE) (OutputEnable), pin position 9 is for writing enable signal (WE) (Write Enable).
Pin position 13 and pin position 37 receive the signal of CTRL18 and CTRL19 respectively, and determine the BIOS that exports according to the signal of its input, at last via SDO~SD7 output.
In Fig. 4, show according to selecting arrangement shown in Figure 3 11 its input signal I 0~I 3Truth table with the control signal relation of exporting.As shown in the figure, by control I 0~I 3, (CTRL18 be forms such as (0,0), (0,1), (1,0), (1,1) CTRL19), and these four kinds of forms is to correspond respectively to four kinds of BIOS that are stored in memory storage 12 can to make control signal.(CTRL18 CTRL19) selects the corresponding BIOS of output by SDO~SD7 to memory storage 12 according to the control signal that is received.
CPU (central processing unit) 13 is to be coupled to memory storage 12 by data bus, being used for the BIOS data that receiving/storing device 12 exported uses for CPU (central processing unit) (CPU) or other computer equipment, at this, CPU (central processing unit) 13 can be led to by data bus and other peripherals equally.
The user during as if BIOS data failure of discovery computing machine flash memory access or the content false of BIOS, can cause the situation of computer system deadlock usually when this computer equipment of operation.In conventional art, the user must take complicated action can make flash memory normal access BIOS data or be correct content with the BIOS content modification that this makes a mistake, and can make the computer equipment normal running.
Yet, computer equipment according to the embodiment of the invention, because it has a plurality of BIOS, therefore when one of them BIOS makes a mistake, only need the computer equipment shutdown this moment, and the switch in the manual switchover selecting arrangement 11 is to change output (CTRL18, control signal CTRL19), and memory storage 12 can be exported other BIOS data according to the control signal that is received, so that computer equipment is able to normal running.
Certainly, those of ordinary skill in the art will be appreciated that, above embodiment is used for illustrating the present invention, and be not to be used as limitation of the invention, as long as in connotation scope of the present invention, all will drop in the scope of claims of the present invention variation, the modification of the above embodiment.

Claims (6)

1. computer equipment is applicable to as required and switches and use a plurality of Basic Input or Output System (BIOS)s, it is characterized in that, comprising:
One selecting arrangement is used to provide corresponding to one of described Basic Input or Output System (BIOS) and selects signal, further comprises,
One first Sheffer stroke gate is used to receive one first input signal and one second input signal, and exports one first and control signal to memory storage;
One second Sheffer stroke gate is used to receive described first input signal, described second input signal and one the 3rd input signal, and exports one first comparison signal;
One the 3rd Sheffer stroke gate is used to receive described first input signal, described the 3rd input signal and one the 4th input signal, and exports one second comparison signal; And
One with door, be used to receive described first comparison signal and second comparison signal, and export one second and control signal to memory storage;
One memory storage is coupled to described selecting arrangement, is used to store described Basic Input or Output System (BIOS) data, and exports corresponding Basic Input or Output System (BIOS) data, four Basic Input or Output System (BIOS) data of described storing device for storing according to described selection signal; And
One CPU (central processing unit) is coupled to described memory storage, is used to receive the Basic Input or Output System (BIOS) data of being exported and uses for computer equipment.
2. computer equipment as claimed in claim 1 is characterized in that, first input signal that described selecting arrangement received, second input signal, the 3rd input signal, and the 4th input signal controlled by a switch respectively.
3. computer equipment as claimed in claim 1 is characterized in that, described memory storage has two input ends, is used for receiving respectively described first control signal and second control signal to obtain described selection signal.
4. computer equipment as claimed in claim 1 is characterized in that, described memory storage is flash memory AT49F008.
5. computer equipment as claimed in claim 1 is characterized in that, the Basic Input or Output System (BIOS) data that described memory storage is exported is to be sent to described CPU (central processing unit) by a data bus.
6. computer equipment as claimed in claim 5 is characterized in that, described data bus is to be coupled to other peripherals.
CN 02118123 2002-04-17 2002-04-17 Computer apparatus Expired - Fee Related CN1196985C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 02118123 CN1196985C (en) 2002-04-17 2002-04-17 Computer apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 02118123 CN1196985C (en) 2002-04-17 2002-04-17 Computer apparatus

Publications (2)

Publication Number Publication Date
CN1452038A CN1452038A (en) 2003-10-29
CN1196985C true CN1196985C (en) 2005-04-13

Family

ID=29221139

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 02118123 Expired - Fee Related CN1196985C (en) 2002-04-17 2002-04-17 Computer apparatus

Country Status (1)

Country Link
CN (1) CN1196985C (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20080001268A (en) 2006-06-29 2008-01-03 엘지전자 주식회사 Portable device and method supporting multi operating system
CN101739261B (en) * 2008-11-10 2015-03-25 纬创资通股份有限公司 Switching system for basic input and output system and switching method thereof
CN103530177A (en) * 2013-08-14 2014-01-22 南通腾启电子商务有限公司 Computer device provided with multiple BIOSs
CN114238929B (en) * 2021-12-20 2022-09-13 深圳市德仪电子科技有限公司 MCU chip with built-in operational amplifier and application thereof in frequency conversion system

Also Published As

Publication number Publication date
CN1452038A (en) 2003-10-29

Similar Documents

Publication Publication Date Title
US6813650B1 (en) Multimode non-standard universal serial bus computer input device
US5301276A (en) Method and device for assigning I/O address in data processing apparatus
CN1196985C (en) Computer apparatus
CN1570887A (en) Prefetch data controller and method thereof
CN101051284A (en) Secure digital storage device and associated controller
CN1758208A (en) Method of proceeding access multikind storage on chip select outer unibus
US7010679B2 (en) System for selecting from multiple BIOS versions stored in a single memory device
CN1534920A (en) Method of realizing internal external network physical partition and its device
CN1584844A (en) On-line updating method and apparatus of single-chip apparatus
CN2735493Y (en) LED digital display screen
CN103049356A (en) Computer device
CN1280721C (en) Method of identifying big or small memory of imbedded system
CN1477519A (en) Address space optimization method of processor
CN1599343A (en) System and method for expanding I2C bus
CN103530177A (en) Computer device provided with multiple BIOSs
CN1595372A (en) A method for improving BIOS execution
CN1117324C (en) Automatic switching control device for dynamic random access memory
CN2859656Y (en) Peripheral part connecting interface burn-in card with vary testing modules
CN1711528A (en) Data processing apparatus with address redirection in response to periodic address patterns
CN1077990C (en) Treatment method for synchronous indexing of display data
CN1391151A (en) Circuit for detecting memory clear operation for settings about computer motherboard and environment and clear method
CN1379332A (en) Pipeline-type label controller
JPH0232433A (en) Address designation discriminating device
KR0172736B1 (en) Device of detecting memory species
CN100335996C (en) Chipset maintaining screen display method and its computer system

Legal Events

Date Code Title Description
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20050413