CN1192612A - Digital/analgue converter - Google Patents
Digital/analgue converter Download PDFInfo
- Publication number
- CN1192612A CN1192612A CN97103138A CN97103138A CN1192612A CN 1192612 A CN1192612 A CN 1192612A CN 97103138 A CN97103138 A CN 97103138A CN 97103138 A CN97103138 A CN 97103138A CN 1192612 A CN1192612 A CN 1192612A
- Authority
- CN
- China
- Prior art keywords
- analog converter
- digital analog
- diverter switch
- digital
- control signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005540 biological transmission Effects 0.000 claims abstract description 13
- 230000001052 transient effect Effects 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000002194 synthesizing effect Effects 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Images
Abstract
A kind of digital /analog converter is provided with a control signal generator, a group of CMOS transmission gate change-over switch, a culster of resistor and an output buffer. A series of digital signal is sent to the control signal generator, then a control signal is produced to control this group of change-over switch in order to obtain different nodal point voltage in this resistor cluster. A low distortional analog signal can be obtained by making this nodal point voltage output through the buffer.
Description
The present invention relates to a kind of digital analog converter.
General digital analog converter includes a control signal generation circuit mostly, organizes diverter switch more, a resistance string and an output buffer in order to produce different node voltages.Yet the connected mode of the selection of circuit element and each combinational circuit is the key that influences this digital analog converter effect.
Known digital analog converter, its control signal generation circuit is many, and upwards counter (Up-Counter) or a downward counter (Down-Counter) are formed by one, its shortcoming is, upwards counter or downward counter may have many positions and change simultaneously when each pulse-triggered; For example: count to 8 (its binary representation method is 1000) by 7 (its binary representation method is 0111) and may occur 0110,0100,0010 ... transient state numerical value, in very short time moment, open unwanted diverter switch simultaneously, some noises are also guided to output, seriously influenced the quality of output signal.
Please referring to Fig. 1, it is the analog signal generator structure chart of No. the 4446436th, United States Patent (USP), and by understanding among the figure, the node voltage on the resistance string must can be delivered to output through three groups of switches; Because the equivalent resistance of switch can influence the quality of output signal, so through the more organizing switch, its equivalent resistance is bigger, the distortion that is caused is also bigger.
Secondly, known digital analog converter uses NMOS or PMOS to do diverter switch more, and the operating voltage range of joining NMOS owing to PMOS is little, makes part can't not pass through this switch at the signal of its conducting scope, and serious distortion phenomenon is arranged.
In addition, the equivalent resistance of PMOS and NMOS can change with the change of supply voltage, does diverter switch with PMOS or NMOS, and voltage-operated down in different electrical power, the output signal of gained has different characteristic (performance).
Moreover by PMOS or diverter switch that NMOS constituted, the output buffer that it connected must have certain limitation can reach the purpose of impedance matching; Generally speaking, restriction because of PMOS and NMOS self character, its institute's energy Continuity signal scope is narrower and small and differing from each other, add the consideration of input common-mode range (Input Common Mode Range) from operational amplifier, with PMOS is diverter switch, the output buffer of its connection is the operational amplifier of a NMOS input, and is diverter switch with NMOS, and the output buffer of its connection is good with the operational amplifier of a PMOS input then.
Main purpose of the present invention is to provide a kind of digital analog converter that is applicable to extensive supply voltage scope.
Another object of the present invention is to provide a kind of digital analog converter of low distortion.
Another object of the present invention is to provide a kind of digital analog converter of low noise.
The present invention's digital analog converter comprises: a control-signals generator receives a digital input signals, and produces a control signal according to this; The Gray code (Gray Code) that this control signal is produced by a ring counter (Johnson Counter) cooperates a decoder to produce, can make this control signal have only a position when each pulse input is 1, all the other positions are 0, can avoid transient noise to produce; Wherein this ring counter is made up of 16 triggers (Flip-Flop).
The present invention's digital analog converter more comprises one group by controlled this control signal that is formed on of the diverter switch that cmos transmission gate constituted, and each cmos transmission gate all is formed in parallel by a PMOS and a NMOS.
The present invention's digital analog converter more comprises a polylinker resistance string that is formed by 16 resistance serial connection, is electrically connected on this group cmos transmission gate diverter switch, obtains an analog sine wave signal according to this.
Certainly, digital analog converter of the present invention more comprises an output buffer, reaches impedance matching, and this output buffer can a PMOS input operational amplifier or NMOS input operational amplifier realization.
The present invention can get a more deep understanding by following accompanying drawing and detailed description.
Fig. 1 is the circuit connection diagram of No. 4446436 patent of the U.S..
Fig. 2 is the circuit connection diagram of the present invention's digital analog converter each several part.
Fig. 3 is the ring counter circuit diagram in the present invention's the control-signals generator.
Fig. 4 for the decoder circuit figure in the present invention's the control-signals generator,
The Gray code that Fig. 5 is produced by the present invention's ring counter.
Fig. 6 is the control signal of the present invention's Gray code through a decoder output.
See also Fig. 2, the present invention's digital analog converter, its control code generator 30 receives a pulse signal, its output 1-16 is connected to the cmos transmission gate diverter switch 31-46 of one group of diverter switch 65 respectively, this cmos transmission gate change over switch 31-46 is connected with resistance string 64 respectively, and this resistance string 64 forms its tool two power supply end points VH, VL by resistance 47-62 serial connection; The output of this diverter switch 31-46 is connected in and is connected to output buffer 63 on the same line again.
The present invention's digital analog converter, its control code generator 30 is made of a ring counter 40 and a decoder 50.As shown in Figure 3, this ring counter 40 is made up of 16 triggers.When a digital signal was imported this control code generator 30, ring counter 40 just changed into this digital signal Gray code Q1-Q16 (as shown in Figure 5), and decoder 50 is decoded into control signal L1-L16 (as shown in Figure 6) with this Gray code Q1-Q16.
This control signal L1-L16 controls the action of this diverter switch 31-46, because this control signal L1-L16 is when each pulse input, have only a position state to be " 1 ", all the other are all " 0 ", so all have only a diverter switch can allow one among this diverter switch of node voltage value mat 31-46 of resistance string 64 to be transferred to output buffer 63 at any one time, deliver to output again, the analog signal of synthesizing a near sinusoidal ripple with the node voltage value of this difference.
The present invention's digital analog converter produces Gray code Q1-Q16 with ring counter 40, and cooperates decoder 50 to decipher out control signal L1-L16.The characteristic of this control signal is, control this diverter switch 31-46 and all have only a diverter switch conducting at any one time, so all can only there be a node voltage value to be sent to output at any one time, avoid having too many position to change simultaneously unnecessary node voltage is also delivered to output and causing noise because of the same time.
The present invention's digital analog converter, the node voltage value on its resistance device only need just can deliver to output through an output buffer 63 through a diverter switch.So,, just can reduce because of the distortion that influence caused of diverter switch equivalent resistance.
Certainly, the present invention's digital analog converter, its diverter switch 31-46 is made of 16 cmos transmission gates, and each cmos transmission gate all by a PMOS and a NMOS be formed in parallel, since the equivalent resistance of PMOS can reduce with the reduction of supply voltage, the equivalent resistance of NMOS can increase with the reduction of supply voltage, so this equivalent resistance once the cmos transmission gate diverter switch that formed by a PMOS NMOS in parallel can not change because of the variation of supply voltage, even under different supply voltage operations, output signal still has identical characteristic.
Secondly, by the cmos transmission gate that PMOS and NMOS are formed in parallel, its conducting voltage scope is big far beyond the conducting voltage scope of single PMOS and single NMOS, the distortion of avoiding signal to be caused by blocking.
The present invention's digital analog converter more comprises an output buffer 63, as the usefulness of impedance matching.Because this diverter switch 31-46 is made of cmos transmission gate,, increased the elasticity of selecting element for use so the output buffer 63 of its connection can select for use the operational amplifier of a PMOS input or the operational amplifier of a NMOS input to realize.
Certainly, digital analog converter of the present invention can respectively be formed the resistance value of resistance by changing this resistance string, obtains difform analog signal.
In sum, the present invention's digital analog converter not only can be used in vast supply voltage scope, more can reduce the noise and the distortion of output signal.
Claims (9)
1. digital analog converter is characterized in that comprising:
One control-signals generator receives a digital input signals, and respond this digital input signals, to produce a Gray code by a ring counter and to cooperate a decoder and produce a control signal, can make this control signal have only a position when each pulse input is 1, all the other positions are 0, can avoid transient noise to produce;
One group of diverter switch is electrically connected on this control-signals generator, to react this control signal; Wherein, this group diverter switch is made of at least one cmos transmission gate;
One resistance device with multiple joint is electrically connected on this group diverter switch, according to this ohmically node voltage with an analog signal.
2. digital analog converter as claimed in claim 1 is characterized in that this node voltage is one of in this group diverter switch and export.
3. digital analog converter as claimed in claim 1 is characterized in that more comprising an output buffer, is electrically connected on this group diverter switch, to reach impedance matching.
4. digital analog converter as claimed in claim 1 is characterized in that this ring counter is made up of at least one trigger.
5. digital analog converter as claimed in claim 1 is characterized in that this cmos transmission gate is formed in parallel by a PMOS and a NMOS.
6. digital analog converter as claimed in claim 1 is characterized in that this resistance device with multiple joint is formed by at least one resistance serial connection.
7. digital analog converter as claimed in claim 3 is characterized in that this output buffer is the operational amplifier of PMOS input.
8. digital analog converter as claimed in claim 3 is characterized in that this output buffer is the operational amplifier of NMOS input.
9. digital analog converter as claimed in claim 1 is characterized in that this analog signal is a sine wave.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 97103138 CN1106080C (en) | 1997-03-04 | 1997-03-04 | Digital/analgue converter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 97103138 CN1106080C (en) | 1997-03-04 | 1997-03-04 | Digital/analgue converter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1192612A true CN1192612A (en) | 1998-09-09 |
| CN1106080C CN1106080C (en) | 2003-04-16 |
Family
ID=5166553
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 97103138 Expired - Fee Related CN1106080C (en) | 1997-03-04 | 1997-03-04 | Digital/analgue converter |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1106080C (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1324809C (en) * | 2002-04-09 | 2007-07-04 | 因芬尼昂技术股份公司 | Apparatus for converting digital value into anglog signal |
| CN100517978C (en) * | 2003-06-12 | 2009-07-22 | 松下电器产业株式会社 | D/a converter |
| CN101908887B (en) * | 2009-06-05 | 2014-04-30 | 丰田自动车株式会社 | DA (Digital Analogy) conversion device |
| WO2014101837A1 (en) * | 2012-12-28 | 2014-07-03 | 电子科技大学 | Multipath current source switching device |
| CN102118172B (en) * | 2009-12-31 | 2014-07-30 | 意法半导体研发（上海）有限公司 | Device and method for simplifying digital-to-analogue converter circuit by using Gray code |
| CN108551345A (en) * | 2018-04-19 | 2018-09-18 | 南通大学 | A kind of multichannel single choice type D/A converter |
| CN108566205A (en) * | 2018-04-19 | 2018-09-21 | 南通大学 | A kind of D/A converter realized based on FPGA |
-
1997
- 1997-03-04 CN CN 97103138 patent/CN1106080C/en not_active Expired - Fee Related
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1324809C (en) * | 2002-04-09 | 2007-07-04 | 因芬尼昂技术股份公司 | Apparatus for converting digital value into anglog signal |
| CN100517978C (en) * | 2003-06-12 | 2009-07-22 | 松下电器产业株式会社 | D/a converter |
| CN101453216B (en) * | 2003-06-12 | 2011-06-29 | 松下电器产业株式会社 | D/a converter |
| CN101908887B (en) * | 2009-06-05 | 2014-04-30 | 丰田自动车株式会社 | DA (Digital Analogy) conversion device |
| CN102118172B (en) * | 2009-12-31 | 2014-07-30 | 意法半导体研发（上海）有限公司 | Device and method for simplifying digital-to-analogue converter circuit by using Gray code |
| WO2014101837A1 (en) * | 2012-12-28 | 2014-07-03 | 电子科技大学 | Multipath current source switching device |
| US9819195B2 (en) | 2012-12-28 | 2017-11-14 | Sichuan Sunfor Light Co., Ltd | Multipath current source switching device |
| CN108551345A (en) * | 2018-04-19 | 2018-09-18 | 南通大学 | A kind of multichannel single choice type D/A converter |
| CN108566205A (en) * | 2018-04-19 | 2018-09-21 | 南通大学 | A kind of D/A converter realized based on FPGA |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1106080C (en) | 2003-04-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8023671B2 (en) | Piezoelectric buzzer driving circuit | |
| DE102016111432B4 (en) | Multi-stage digital-to-analog converter | |
| EP0708530A1 (en) | Current source driven DA converter and AD using the same | |
| CN1122973A (en) | Digital-to-analog converter with reduced number of resistors | |
| CN1192612A (en) | Digital/analgue converter | |
| CN1165435A (en) | Output buffer circuit | |
| CN2669264Y (en) | Keyboard scanning circuit | |
| CN1136658C (en) | Method and device to provide high-performance digital-to-analog conversion architecture | |
| CN101483408B (en) | Passive frequency mixer | |
| US4446436A (en) | Circuit for generating analog signals | |
| CN110572159A (en) | Digital-to-analog converter of R-2R ladder network architecture | |
| US6181265B1 (en) | Non-linear digital-to-analog converter | |
| US7482891B2 (en) | Interpolating programmable gain attenuator | |
| KR100402090B1 (en) | Signal generator and method for generating electric signal | |
| CN1126260C (en) | Resistor string D/A converter with pulse width modulation output | |
| CN216649651U (en) | Hysteresis-adjustable comparator circuit, digital oscillator circuit and electronic equipment | |
| CN2206010Y (en) | Digital multi-address controller for electrical switch | |
| DE60027235T2 (en) | Signal folding circuit and serial interpolation cell of an analog-to-digital converter using the same | |
| US6127959A (en) | Flash analog-to-digital converter with reduced number of resistors and comparators | |
| US4427904A (en) | Digital signal generating circuit | |
| CN209517458U (en) | A kind of line control circuit and earphone of compatible apple system and Android system | |
| Richards | On the saturation class for spline functions | |
| US5424740A (en) | Digital-to-analog converter with a Johnson code generator | |
| RU2109338C1 (en) | Analog logic element for identifying and selecting extreme, superextreme, or subextreme values of information signal | |
| US5091728A (en) | D/A and A/D converters utilizing weighted impedances |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C53 | Correction of patent for invention or patent application | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: APPLICANT; FROM: HETAI SEMICONDUCTOR CO., LTD. TO: SHENGQUN SEMICONDUCTOR CO., LTD. |
|
| CP03 | Change of name, title or address |
Address after: No. three, No. two, Hsinchu Science Industrial Park, Taiwan Applicant after: Shengqun Semiconductor Co., Ltd. Address before: No. five, No. two, Hsinchu Science Industrial Park, Taiwan Applicant before: Hetai Semiconductor Co., Ltd. |
|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C19 | Lapse of patent right due to non-payment of the annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |