CN118974699A - 用于处理排序受限制存取操作的技术 - Google Patents

用于处理排序受限制存取操作的技术 Download PDF

Info

Publication number
CN118974699A
CN118974699A CN202380031691.9A CN202380031691A CN118974699A CN 118974699 A CN118974699 A CN 118974699A CN 202380031691 A CN202380031691 A CN 202380031691A CN 118974699 A CN118974699 A CN 118974699A
Authority
CN
China
Prior art keywords
instruction
access
data values
memory address
ordering
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202380031691.9A
Other languages
English (en)
Chinese (zh)
Inventor
西蒙·约翰·克拉斯克
雅各·埃本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ARM Ltd
Original Assignee
ARM Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ARM Ltd filed Critical ARM Ltd
Publication of CN118974699A publication Critical patent/CN118974699A/zh
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G06F9/3013—Organisation of register space, e.g. banked or distributed register file according to data content, e.g. floating-point registers, address registers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/3016—Decoding the operand specifier, e.g. specifier format
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/3834—Maintaining memory consistency

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
CN202380031691.9A 2022-04-07 2023-03-13 用于处理排序受限制存取操作的技术 Pending CN118974699A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GB2205110.6A GB2617551B (en) 2022-04-07 2022-04-07 Technique for handling ordering constrained access operations
GB2205110.6 2022-04-07
PCT/GB2023/050589 WO2023194702A1 (en) 2022-04-07 2023-03-13 Technique for handling ordering constrained access operations

Publications (1)

Publication Number Publication Date
CN118974699A true CN118974699A (zh) 2024-11-15

Family

ID=81653133

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202380031691.9A Pending CN118974699A (zh) 2022-04-07 2023-03-13 用于处理排序受限制存取操作的技术

Country Status (9)

Country Link
US (1) US20250190217A1 (enExample)
EP (1) EP4505292B1 (enExample)
JP (1) JP2025511310A (enExample)
KR (1) KR20240167917A (enExample)
CN (1) CN118974699A (enExample)
GB (1) GB2617551B (enExample)
IL (1) IL315456A (enExample)
TW (1) TW202340938A (enExample)
WO (1) WO2023194702A1 (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2701463A (en) * 2024-10-15 2026-04-29 Arm Ltd Masked load/store instruction for gpu

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5201039A (en) * 1987-09-30 1993-04-06 Mitsubishi Denki Kabushiki Kaisha Multiple address-space data processor with addressable register and context switching
US5887183A (en) * 1995-01-04 1999-03-23 International Business Machines Corporation Method and system in a data processing system for loading and storing vectors in a plurality of modes
US6704833B2 (en) * 2002-01-04 2004-03-09 Hewlett-Packard Development Company, L.P. Atomic transfer of a block of data
GB2549239A (en) * 2014-11-13 2017-10-18 Advanced Risc Mach Ltd Context sensitive barriers in data processing
US10379855B2 (en) * 2016-09-30 2019-08-13 Intel Corporation Processors, methods, systems, and instructions to load multiple data elements to destination storage locations other than packed data registers
US20190065199A1 (en) * 2017-08-31 2019-02-28 MIPS Tech, LLC Saving and restoring non-contiguous blocks of preserved registers

Also Published As

Publication number Publication date
US20250190217A1 (en) 2025-06-12
WO2023194702A1 (en) 2023-10-12
KR20240167917A (ko) 2024-11-28
GB2617551A (en) 2023-10-18
EP4505292B1 (en) 2026-04-29
GB2617551B (en) 2024-08-28
JP2025511310A (ja) 2025-04-15
TW202340938A (zh) 2023-10-16
IL315456A (en) 2024-11-01
EP4505292A1 (en) 2025-02-12
GB202205110D0 (en) 2022-05-25

Similar Documents

Publication Publication Date Title
US9195786B2 (en) Hardware simulation controller, system and method for functional verification
US20090249357A1 (en) Systems and methods for inter process communication based on queues
JP7088897B2 (ja) データアクセス方法、データアクセス装置、機器及び記憶媒体
US11263150B2 (en) Testing address translation cache
JP2023085319A (ja) ベクトル要素内のビット値のテスト
JPS5975347A (ja) 論理回路のシミユレ−シヨン装置
US9658849B2 (en) Processor simulation environment
CN118974699A (zh) 用于处理排序受限制存取操作的技术
JP3170472B2 (ja) レジスタ・リマップ構造を有する情報処理システム及び方法
US12073222B2 (en) Instruction ordering
US20070156386A1 (en) Linearization of page based memory for increased performance in a software emulated central processing unit
EP4244712B1 (en) Filtering based on a range specifier
US12518339B2 (en) Central processing unit translation of identifiers for captured graphics workloads
WO2025186533A1 (en) Tag-non-preserving write operation
JP2026501146A (ja) 変換テーブルエントリロード／ストア動作を実施するための装置、方法、及びコンピュータプログラム
JPS59140567A (ja) 情報処理装置
JPH0744404A (ja) 情報処理装置
JPS6083142A (ja) マイクロプログラム制御装置

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination