CN117331770A - Physical layer hardware platform performance test method based on GUI - Google Patents

Physical layer hardware platform performance test method based on GUI Download PDF

Info

Publication number
CN117331770A
CN117331770A CN202311317358.2A CN202311317358A CN117331770A CN 117331770 A CN117331770 A CN 117331770A CN 202311317358 A CN202311317358 A CN 202311317358A CN 117331770 A CN117331770 A CN 117331770A
Authority
CN
China
Prior art keywords
data
physical layer
hardware
loaded
gui
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202311317358.2A
Other languages
Chinese (zh)
Inventor
寇辰光
尚春杰
陈敬乔
何朝玉
刘延路
任计林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CETC 54 Research Institute
Original Assignee
CETC 54 Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CETC 54 Research Institute filed Critical CETC 54 Research Institute
Priority to CN202311317358.2A priority Critical patent/CN117331770A/en
Publication of CN117331770A publication Critical patent/CN117331770A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2273Test methods
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/451Execution arrangements for user interfaces

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Human Computer Interaction (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

The invention discloses a physical layer hardware platform performance test method based on a GUI, and belongs to the technical field of signal processing of communication systems. According to the invention, hardware data is loaded through the GUI visual interface, and Matlab is utilized to process the data in the background, so that the signal quality is visually analyzed, and the purpose of accurately judging the hardware performance is achieved. Compared with the traditional test method for writing codes, the method has the characteristics of simple use, high integration of signal processing algorithms and simplified operation, and solves the problem of physical layer hardware test. The method has the advantages of stability, reliability, strong operability, easy popularization and the like, and is particularly suitable for performance test of a physical layer hardware platform.

Description

Physical layer hardware platform performance test method based on GUI
Technical Field
The invention relates to the technical field of signal processing, in particular to a physical layer hardware platform performance test method based on a GUI.
Background
The hardware performance of the physical layer directly determines the transmission quality of signals, and when the hardware performance is poor, the signal demodulation performance is reduced, and when the hardware performance is severe, even normal demodulation cannot be performed. A reliable and stable hardware is a reliable guarantee of transmission performance.
The transmitting performance of the physical layer hardware can be determined by standard instruments such as an external spectrometer, but the receiving performance of the hardware is often determined by no convenient tool and mode. The hardware data is generally required to be imported into a Matlab tool, and then the hardware data is analyzed by writing a test program, so that the hardware performance is judged. However, the method needs to master communication transmission knowledge and flow to reasonably design a test program, which is a challenge for hardware engineers, so that signal transmission personnel or professional testers are generally required to carry out program debugging and testing, and the test period and test efficiency are affected.
Disclosure of Invention
The technical problem to be solved by the invention is to avoid the defects in the background technology, and provide a physical layer hardware platform performance test method based on GUI. According to the invention, hardware data is loaded through the GUI visual interface, and Matlab is utilized to process the data in the background, so that the signal quality is visually analyzed, and the purpose of accurately judging the hardware performance of the physical layer is achieved. The invention has the characteristics of simple operation, stability, reliability and easy popularization.
The purpose of the invention is realized in the following way:
the physical layer hardware platform performance testing method based on the GUI is characterized by comprising the following steps:
step 1, setting the parallel path number m of data to be loaded and the file format of the data to be loaded, completing the loading of hardware data, and converting the loaded data into serial data in the background;
step 2, configuring signal parameters including symbol rate R s Analog-to-digital conversion clock clk AD Roll-off coefficient alpha of matched filter, according to parallel path number m, calculateSampling clock f s And a sampling multiple n:
f s =clk AD •m;
n=f s /R s
step 3, analyzing the frequency domain characteristics of the signals through FFT operation, setting a center frequency point and a bandwidth, and displaying the signal frequency spectrum in a window;
step 4, carrying out matched filtering and timing on the loaded data according to the signal parameters configured in the step 2 to obtain timed data, carrying out phase point drawing and error vector magnitude calculation on the timed data, and presenting a constellation diagram and error vector magnitude in a window; the error vector magnitude is calculated as follows:
wherein EVM represents the error vector magnitude, N represents the number of sampling points involved in calculation, k=1, 2, …, N, I k Representing the real part of the kth sample point of the data, Q k Representing the imaginary part of the kth sample point of the data,representing the real part mean value of the data>Representing the mean value of the imaginary part of the data;
step 5, gaussian white noise with different signal to noise ratios is applied to the loaded data, matched filtering, timing, demodulation and error code comparison are carried out on the data subjected to noise addition according to the signal parameters configured in the step 2, so that an error rate is obtained, then the actual measurement value of the error rate is compared with a theoretical value, so that demodulation loss is obtained, and an error rate curve and demodulation loss are displayed in a window;
the data source generating polynomial used for error code comparison is as follows:
g(x)=x 19 +x 18 +x 17 +x 14 +1, all primary phases are "1";
thus, the performance test of the physical layer hardware is completed.
Compared with the background technology, the invention has the following advantages:
1. the invention integrates the signal processing algorithm highly, and reduces the processing complexity.
2. The invention adopts a GUI visual mode, and the interface is automatically processed after operation, so that the operability is improved compared with a method for writing a test program.
3. The invention has stable and reliable performance, simple interface, low realization complexity, strong portability and popularization and application value.
Drawings
FIG. 1 is an initialization interface diagram of an embodiment of the present invention.
FIG. 2 is a graph showing the results of spectrum analysis according to an embodiment of the present invention.
FIG. 3 is a graph showing the results of phase point analysis according to an embodiment of the present invention.
Fig. 4 is a graph of demodulation performance results for an embodiment of the present invention.
Detailed Description
Referring to fig. 1 to 4, a physical layer hardware platform performance test method based on a GUI, which performs accurate judgment test on hardware performance. Fig. 1 is an initialization diagram of a GUI interface in the method, and as can be seen from fig. 1, the configuration interface of the method is clear and the operation is simple. Fig. 2 is a diagram of signal spectrum analysis in this method, where signal characteristics can be analyzed from the frequency domain. Fig. 3 is a phase point analysis diagram in the method, and signal quality can be judged by constellation characteristics and EVM values of signals. Fig. 4 is a diagram of demodulation performance in the method, and the loss of demodulation performance of hardware can be accurately tested.
Specifically, the method comprises the following steps:
(1) Typing in the parallel path number m of the data to be loaded, selecting the file format of the data to be loaded, clicking the loading, completing the loading of hardware data, and converting the loaded data into serial data in the background;
in the embodiment, the parallel path number is set as 1, the file format adopts a txt format, and the loading and conversion of hardware data are completed;
(2) Configuration signalParameters including symbol rate R s AD working clock clk AD The roll-off coefficient alpha of the matched filter can obtain a sampling clock f according to the parallel path number m obtained in the step (1) s And a sampling multiple n:
f s =clk AD •m;
n=f s /R s
in the step, the symbol rate is configured to be 12.5Msps, the AD working clock is configured to be 100MHz, and the roll-off coefficient of the matched filter is configured to be 0.3;
(3) Performing FFT operation on the data obtained in the step (1) according to the parameters obtained in the step (2) to analyze the frequency domain characteristics of the signals, and properly displaying the frequency spectrum of the signals in a software window by setting a center frequency point and a frequency width;
in the step, a central frequency point is set to be 0Hz, the bandwidth is 25MHz, and the frequency spectrum of a signal can be observed in a left window according to the hardware data loaded in the step (1) and the parameters configured in the step (2);
(4) Clicking phase point analysis, carrying out matched filtering and timing on the data obtained in the step (1) by the software realized by the method according to the parameters obtained in the step (2), carrying out phase point drawing and EVM calculation on the obtained timed data, and presenting a constellation diagram and an EVM feedback value in a software window, wherein an analyst can analyze signal quality according to the constellation diagram characteristics and the EVM feedback value and judge hardware performance; the EVM calculation is as follows:
wherein N represents the number of sampling points involved in calculation, k=1, 2, …, N, I k Representing the real part of the kth sampling point of the data, Q k Representing the imaginary part of the kth sample point of the data,representing the real part mean value of the data>Representing the mean value of the imaginary part of the data;
in the step, according to the hardware data loaded in the step (1) and the parameters configured in the step (2), the background can automatically analyze the constellation characteristics of the signals and calculate the EVM values of the signals and reflect the EVM values into a window, and the signal quality can be judged according to the EVM values so as to analyze the performance of the hardware;
(5) Clicking the demodulation performance, the software realized by the method can apply Gaussian white noise with different signal to noise ratios to the data obtained in the step (1), perform matched filtering, timing, demodulation and error code comparison on the data after noise addition according to the parameters obtained in the step (2), obtain demodulation loss through comparing an actual measurement value with a theoretical value, and display an error rate curve and demodulation loss in a software window, so that an analyst can accurately judge the hardware performance;
the data source generating polynomial for error code comparison is as follows:
g(x)=x 19 +x 18 +x 17 +x 14 +1, all "1" of the initial phase;
in the step, according to the hardware data loaded in the step (1) and the parameters configured in the step (2), the background can automatically calculate the demodulation performance of the signal, and the demodulation loss is obtained by comparing the demodulation performance with the theoretical demodulation performance and reflected in a window, so that the hardware performance can be accurately tested;
thus, the performance test of the physical layer hardware is completed.
According to the invention, hardware data is loaded through the GUI visual interface, and Matlab is utilized to process the data in the background, so that the signal quality is visually analyzed, and the purpose of accurately judging the hardware performance is achieved. Compared with the traditional test method for writing codes, the method has the characteristics of simple use, high integration of signal processing algorithms and simplified operation, and solves the problem of physical layer hardware test. The method has the advantages of stability, reliability, strong operability, easy popularization and the like, and is particularly suitable for performance test of a physical layer hardware platform.

Claims (1)

1. The physical layer hardware platform performance testing method based on the GUI is characterized by comprising the following steps:
step 1, setting the parallel path number m of data to be loaded and the file format of the data to be loaded, completing the loading of hardware data, and converting the loaded data into serial data in the background;
step 2, configuring signal parameters including symbol rate R s Analog-to-digital conversion clock clk AD Roll-off coefficient alpha of matched filter, calculating sampling clock f according to parallel path number m s And a sampling multiple n:
f s =clk AD •m;
n=f s /R s
step 3, analyzing the frequency domain characteristics of the signals through FFT operation, setting a center frequency point and a bandwidth, and displaying the signal frequency spectrum in a window;
step 4, carrying out matched filtering and timing on the loaded data according to the signal parameters configured in the step 2 to obtain timed data, carrying out phase point drawing and error vector magnitude calculation on the timed data, and presenting a constellation diagram and error vector magnitude in a window; the error vector magnitude is calculated as follows:
wherein EVM represents the error vector magnitude, N represents the number of sampling points involved in calculation, k=1, 2, …, N, I k Representing the real part of the kth sample point of the data, Q k Representing the imaginary part of the kth sample point of the data,representing the real part mean value of the data>Representing the mean value of the imaginary part of the data;
step 5, gaussian white noise with different signal to noise ratios is applied to the loaded data, matched filtering, timing, demodulation and error code comparison are carried out on the data subjected to noise addition according to the signal parameters configured in the step 2, so that an error rate is obtained, then the actual measurement value of the error rate is compared with a theoretical value, so that demodulation loss is obtained, and an error rate curve and demodulation loss are displayed in a window;
the data source generating polynomial used for error code comparison is as follows:
g(x)=x 19 +x 18 +x 17 +x 14 +1, all primary phases are "1";
thus, the performance test of the physical layer hardware is completed.
CN202311317358.2A 2023-10-12 2023-10-12 Physical layer hardware platform performance test method based on GUI Pending CN117331770A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202311317358.2A CN117331770A (en) 2023-10-12 2023-10-12 Physical layer hardware platform performance test method based on GUI

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202311317358.2A CN117331770A (en) 2023-10-12 2023-10-12 Physical layer hardware platform performance test method based on GUI

Publications (1)

Publication Number Publication Date
CN117331770A true CN117331770A (en) 2024-01-02

Family

ID=89278849

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202311317358.2A Pending CN117331770A (en) 2023-10-12 2023-10-12 Physical layer hardware platform performance test method based on GUI

Country Status (1)

Country Link
CN (1) CN117331770A (en)

Similar Documents

Publication Publication Date Title
CN109324248B (en) Integrated vector network analyzer for data domain analysis and testing method thereof
US20030202573A1 (en) Measuring apparatus and measuring method
US6598004B1 (en) Jitter measurement apparatus and its method
CN105572499B (en) A kind of eye pattern generation method based on vector network analyzer
US20050185708A1 (en) Apparatus for measuring jitter, method of measuring jitter and computer-readable medium storing a program thereof
EP1152563B1 (en) Method for displaying signal quality measurement
CN111224672B (en) Multi-channel delay-based multi-harmonic signal undersampling method
CN102638319A (en) Modulation performance test method for navigational satellite binary offset carrier signal
CN114374446B (en) Amplitude-phase characteristic measurement method based on pulse signals
JPH07321867A (en) Apparatus and method for determining phase of sign clock
WO2003044543A2 (en) Method and apparatus for measuring a waveform
CN104601512B (en) A kind of method and system for detecting phase modulated signal carrier wave frequency deviation
CN109583575B (en) Processing method for improving instrument vector signal analysis performance based on deep learning
US20220045699A1 (en) Signal analysis method and signal analysis module
CN114301552B (en) Digital modulation signal testing method and system
CN117331770A (en) Physical layer hardware platform performance test method based on GUI
CN103023829A (en) Modulation accuracy estimation method and device
CN105471525B (en) A kind of four-way compressed sensing digital receiver signal processing method of vector network analyzer
Manurkar et al. Reference measurements of error vector magnitude
CN106603166B (en) Vector measurement device and method for broadband modulation signal
CN115015818A (en) Phase calibration device calibration method and device for vector parameter test
CN111130681B (en) Method and device for determining noise transfer characteristics
CN110518988B (en) Device and method for measuring vector modulation error of device
CN109541309B (en) Spectrum analyzer and signal processing method thereof
JPH09307525A (en) Modulation parameter measurement device for digital quadrature modulation signal

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination