CN117321688A - Spin logic device, memory integrated device, half adder and full adder - Google Patents

Spin logic device, memory integrated device, half adder and full adder Download PDF

Info

Publication number
CN117321688A
CN117321688A CN202180098082.6A CN202180098082A CN117321688A CN 117321688 A CN117321688 A CN 117321688A CN 202180098082 A CN202180098082 A CN 202180098082A CN 117321688 A CN117321688 A CN 117321688A
Authority
CN
China
Prior art keywords
magnetic cell
port
magnetic
spin
logic device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202180098082.6A
Other languages
Chinese (zh)
Inventor
李文静
叶力
向清懿
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN117321688A publication Critical patent/CN117321688A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Hall/Mr Elements (AREA)

Abstract

Embodiments of the present disclosure provide a spin logic device, a memory integrated device, a half adder, and a full adder. In the spin logic device, a magnetic cell includes a spin hall effect layer and a ferromagnetic layer stacked along a first direction. The magnetic unit includes a first port at a first side, a second port at a second side opposite the first side in a second direction, and a third port located between and above the first port and the second port. The first negative differential resistor is coupled between the first port and the third port. The second negative differential resistor is coupled between the second port and the third port. The spin logic device may generate significantly different output voltages across the first negative differential resistor and/or the second negative differential resistor to identify different logic outputs. In this way, a voltage type spin logic device can be realized, thereby reducing the power consumption of the device and improving the performance of the device. In addition, the spin logic device does not need a magnetic field to assist in magnetic moment flipping, and is easy to integrate.

Description

Spin logic device, memory integrated device, half adder and full adder Technical Field
Embodiments of the present disclosure relate generally to logic devices, and more particularly, to spin logic devices, memory integrated devices, half adders, and full adders.
Background
Currently, logic operations are performed by using complementary metal oxide semiconductor (Complementary Metal Oxide Semiconductor, CMOS) devices. However, in the CMOS device, data is volatile, and when performing a logic operation, it is necessary to store the operation result separately in a memory. Since the data operations and storage of a computer are separate, the transfer of data between the processor and the memory becomes a significant limiting factor in limiting the speed and performance improvement of the computer. By fusing the storage and logic operation units, the in-memory calculation or the memory calculation can be realized, wherein the in-memory calculation requires the logic device to have the capability of both data operation and storage. Spin logic devices, also known as magnetic logic devices, may be used to implement the technology of computing integration. The spin logic device is a digital logic device designed by utilizing the spin characteristics of electrons in a magnetic material, and compared with a conventional semiconductor logic device, the device has the advantages of high speed, low power consumption, non-volatility of logic information, radiation protection, compatibility with a CMOS (complementary metal oxide semiconductor) process and the like, so the spin logic device is considered to be hopefully substituted for the conventional semiconductor logic device. However, the existing spin logic device is a current-type logic device, an output signal of the current-type logic device is a current signal, power consumption is large, and still there is room for further improvement.
Disclosure of Invention
Embodiments of the present disclosure provide a spin logic device, a memory integrated device, a half adder, and a full adder.
According to a first aspect of the present disclosure, a spin logic device is provided. In the spin logic device, a first magnetic cell includes a spin hall effect layer and a ferromagnetic layer stacked along a first direction of the first magnetic cell, the first magnetic cell including a first port at a first side of the first magnetic cell, a second port at a second side opposite the first side along a second direction of the first magnetic cell, and a third port located between the first port of the first magnetic cell and the second port of the first magnetic cell and above the first magnetic cell. The second direction is perpendicular to the first direction. The first port of the first magnetic cell is coupled to a first terminal of the spin logic device, the second port of the first magnetic cell is coupled to a second terminal of the spin logic device, and the third port of the first magnetic cell is coupled to a third terminal of the spin logic device. The first negative differential resistor is coupled between the first terminal and the third terminal of the spin logic device. The second negative differential resistor is coupled between the second terminal and the third terminal of the spin logic device.
The spin hall effect layer may generate a spin orbit torque when there is a current between the first port to the second port of the first magnetic cell. Under the effect of the spin orbit torque, a hall voltage can be generated in the ferromagnetic layer in the stacking direction by means of an anomalous hall effect, so that the hall voltage can be embodied at the third port of the first magnetic cell. An asymmetry is created between the left and right voltages due to the presence of the hall voltage, wherein the left and right voltages represent the voltage between the first and third terminals of the spin logic device and the voltage between the second and third terminals of the spin logic device, respectively. The negative differential resistance has an effect of further increasing a large voltage and further decreasing a small voltage, and thus, asymmetry between voltages can be amplified. The spin logic device may generate significantly different output voltages across the first negative differential resistor and/or the second negative differential resistor to identify different logic outputs. In this way, a voltage type spin logic device can be realized. Current-mode spin logic devices represent different logic outputs by different current levels. In order to distinguish between different logic, a larger current is required, and therefore, the device power consumption is higher. In contrast, the voltage type spin logic device does not need high current operation, thereby reducing the power consumption of the device and improving the performance of the device. In addition, the magnetic material of the voltage type spin logic device is in-plane magnetization, a magnetic field is not needed to assist magnetic moment inversion, and integration is easy.
In some embodiments, the first magnetic unit is symmetrical about an axis of symmetry parallel to the first direction, the second port of the first magnetic unit and the first port of the first magnetic unit are symmetrical about the axis of symmetry, and the third port of the first magnetic unit is located on the axis of symmetry. With this symmetrical structure, the asymmetry of voltages corresponding to different logic outputs can be amplified as much as possible, so that the different logic outputs can be recognized more easily.
In some embodiments, a first terminal of the spin logic device is configured to be coupled to a first voltage and a second terminal of the spin logic device is configured to be coupled to a second voltage to generate a current between the first terminal of the spin logic device and the second terminal of the spin logic device. The spin logic device is configured to output a third voltage representing the first logic output between the first terminal of the spin logic device and the third terminal of the spin logic device, and/or the spin logic device is configured to output a fourth voltage representing the second logic output between the second terminal of the spin logic device and the third terminal of the spin logic device. By means of the perpendicular orthogonal relationship between the current direction, the magnetization direction and the symmetry axis direction, the current between the first and second terminals of the spin logic device may generate a hall voltage in the symmetry axis direction due to the spin hall effect, resulting in an imbalance between the third voltage and the fourth voltage, so that the spin logic device may use the third voltage and/or the fourth voltage to achieve a logic output.
In some embodiments, the magnetization direction represents a logical input of the first magnetic cell.
In some embodiments, the first negative differential resistance and/or the second negative differential resistance may be implemented by a complementary junction field effect transistor or a resonant tunneling diode.
In some embodiments, the spin hall effect layer includes a heavy metal layer and/or a topological insulator layer.
In some embodiments, the magnetization direction is flipped in response to a write current between the first port of the first magnetic cell and the second port of the first magnetic cell.
In some embodiments, the first negative differential resistance and the second negative differential resistance are the same.
In some embodiments, the spin logic device may further include a second magnetic cell including a spin hall effect layer and a ferromagnetic layer stacked along a first direction of the second magnetic cell, the second magnetic cell including a first port at a first side of the second magnetic cell, a second port at a second side opposite the first side of the second magnetic cell along a second direction of the second magnetic cell, and a third port located between and above the first port of the second magnetic cell, the second direction of the second magnetic cell being perpendicular to the first direction of the second magnetic cell, wherein the first port of the second magnetic cell is coupled with the first end of the spin logic device, the second port of the second magnetic cell is coupled with the second end of the spin logic device, and the third port of the second magnetic cell is coupled with the third end of the spin logic device. For example, the second magnetic unit may have the same arrangement as the first magnetic unit as above. The spin logic device may further include a third magnetic cell including a spin hall effect layer and a ferromagnetic layer stacked along a first direction of the third magnetic cell, the third magnetic cell including a first port at a first side of the third magnetic cell, a second port at a second side opposite the first side of the third magnetic cell along a second direction of the third magnetic cell, and a third port located between and above the first port of the third magnetic cell, the second direction of the third magnetic cell being perpendicular to the first direction of the third magnetic cell, the first port of the third magnetic cell being coupled with the first end of the spin logic device, the second port of the third magnetic cell being coupled with the second end of the spin logic device, and the third port of the third magnetic cell being coupled with the third end of the spin logic device. For example, the third magnetic unit may have the same arrangement as the first magnetic unit as above. The spin logic device may implement various logic gates through the first to third magnetic cells.
In some embodiments, the magnetization direction of the first magnetic cell represents a logical input of the first magnetic cell. The magnetization direction of the second magnetic element represents a logical input of the second magnetic element. The spin logic device is configured to output a third voltage representing a first logic output of the spin logic device between a first end of the spin logic device and a third end of the spin logic device, wherein the first logic output operates as a first logic representing logic inputs of the first magnetic element and the second magnetic element if a magnetization direction of the third magnetic element is the first magnetization direction, and the first logic output operates as a second logic representing logic inputs of the first magnetic element and the second magnetic element if the magnetization direction of the third magnetic element is the second magnetization direction, and/or the spin logic device is configured to output a fourth voltage representing a second logic output of the spin logic device between the second end of the spin logic device and the third end of the spin logic device, wherein the second logic output operates as a third logic representing logic inputs of the first magnetic element and the second magnetic element if the magnetization direction of the third magnetic element is the first magnetization direction, and the second logic output operates as a fourth logic representing logic inputs of the first magnetic element and the second magnetic element if the magnetization direction of the third magnetic element is the second magnetization direction.
In some embodiments, the first and second logic operations comprise a nand and a nor, and the third and fourth logic operations comprise an and an or.
According to a second aspect of the present disclosure, a memory integrated device is provided. The integrated memory device includes the logic gate of the first aspect. In addition, the integrated memory device further includes a transistor, a control terminal of which is coupled to the third terminal of the logic gate. The integrated memory device also includes a fourth magnetic cell including a spin hall effect layer and a ferromagnetic layer stacked along a first direction of the fourth magnetic cell, the fourth magnetic cell including a first port on a first side of the fourth magnetic cell and a second port on a second side of the fourth magnetic cell opposite the first side of the fourth magnetic cell along a second direction of the fourth magnetic cell, the second direction of the fourth magnetic cell being perpendicular to the first direction of the fourth magnetic cell, the first port of the fourth magnetic cell coupled to the first end of the transistor, and the second port of the fourth magnetic cell coupled to a power source. In the integrated memory device, a logical operation is performed by a logical gate, and the result of the logical operation is stored in the fourth magnetic unit.
In some embodiments, the fourth magnetic element is symmetrical about an axis of symmetry parallel to the first direction of the fourth magnetic element, and the second port of the fourth magnetic element is symmetrical about the axis of symmetry of the fourth magnetic element with the first port of the fourth magnetic element.
In some embodiments, the write current of the fourth magnetic element has a direction from the second port of the fourth magnetic element to the first port of the fourth magnetic element.
According to a third aspect of the present disclosure, a half adder is provided. The half adder includes implementing a first nor gate and a second nor gate by the first aspect of the present disclosure. The first end of the first nor gate is coupled to the first end of the second nor gate, the second end of the first nor gate is coupled to the second end of the second nor gate, the logic inputs of the first magnetic cell of the first nor gate and the first magnetic cell of the second nor gate are complementary, and the logic inputs of the second magnetic cell of the first nor gate and the second magnetic cell of the second nor gate are complementary. The half adder further comprises a first switch, wherein a control end of the first switch is coupled to a third end of the first NOR gate; the control end of the second switch is coupled to the third end of the second NOR gate; and a fifth magnetic unit including a spin hall effect layer and a ferromagnetic layer stacked along a first direction of the fifth magnetic unit, the fifth magnetic unit including a first port at a first side of the fifth magnetic unit and a second port at a second side opposite the first side of the fifth magnetic unit along a second direction of the fifth magnetic unit, the second direction of the fifth magnetic unit being perpendicular to the first direction of the fifth magnetic unit, the first port of the fifth magnetic unit being coupled to a power source, the second port of the fifth magnetic unit being coupled to a first switch and a second switch.
In some embodiments, the write current of the fifth magnetic cell has a direction from the first port of the fifth magnetic cell to the second port of the fifth magnetic cell.
According to a fourth aspect of the present disclosure, a full adder is provided. The full adder includes a first nor gate, a second nor gate, a third nor gate, and a fourth nor gate implemented by the first aspect of the present disclosure. The logical input of the first magnetic cell of the first nor gate is a first addend and the logical input of the second magnetic cell of the first nor gate is a second addend. The first end of the first nor gate is coupled to the first end of the second nor gate, and the second end of the first nor gate is coupled to the second end of the second nor gate, wherein the logical input of the first magnetic unit of the second nor gate is the complement of the first addition, and the logical input of the second magnetic unit of the second nor gate is the complement of the second addition. The control terminal of the first switch is coupled to the third terminal of the first nor gate. The control terminal of the second switch is coupled to the third terminal of the second nor gate, and the first terminal of the second switch is coupled to the first terminal of the first switch to provide the first logic output. The logic input of the second magnetic element of the third nor gate is the precession number of the next lower bit. The first end of the third nor gate is coupled to the first end of the fourth nor gate, the second end of the third nor gate is coupled to the second end of the fourth nor gate, the second port of the first magnetic unit of the third nor gate is coupled to the second port of the first magnetic unit of the fourth nor gate, and the first port of the first magnetic unit of the fourth nor gate is coupled to the first logic output, wherein the logic input of the second magnetic unit of the fourth nor gate is the complement of the number of precessions of the adjacent lower bits. The control terminal of the third switch is coupled to the third terminal of the third nor gate. The control terminal of the fourth switch is coupled to the third terminal of the fourth nor gate. The full adder further includes a sixth magnetic cell including a spin hall effect layer and a ferromagnetic layer stacked along a first direction of the sixth magnetic cell, the sixth magnetic cell including a first port on a first side of the sixth magnetic cell and a second port on a second side opposite the first side of the sixth magnetic cell along a second direction of the sixth magnetic cell, the second direction of the sixth magnetic cell being perpendicular to the first direction of the sixth magnetic cell, the first port of the sixth magnetic cell being coupled to a power source, and the second port of the sixth magnetic cell being coupled to a third switch and a fourth switch, the sixth magnetic cell being for storing and storing bits. The switching circuit is configured to activate the first nor gate and the second nor gate for a first period of time to store the first logic output in the first magnetic cell of the third nor gate and the second logic output complementary to the first logic output in the first storage cell of the fourth nor gate, and to activate the third nor gate and the fourth nor gate for a second period of time to store the logic output in the sixth magnetic cell. The full adder further comprises a memory integrated device according to the second aspect of the present disclosure. The logic input of the first magnetic unit of the integrated memory device is the value of the first addition, the logic input of the second magnetic unit of the integrated memory device is the value of the second addition, the logic input of the third magnetic unit of the integrated memory device is the precession number of the adjacent lower order, and the fourth magnetic unit of the integrated memory device stores the precession number to the adjacent higher order.
In some embodiments, the write current of the sixth magnetic element has a direction from the first port of the sixth magnetic element to the second port of the sixth magnetic element. The write current of the fourth magnetic element has a direction from the second port of the fourth magnetic element to the first port of the fourth magnetic element.
According to a fifth aspect of the present disclosure, an apparatus is provided. The apparatus includes a printed circuit board and further includes a spin logic device according to the first aspect of the present disclosure. The spin logic device is disposed on a printed circuit board.
According to a sixth aspect of the present disclosure, an apparatus is provided. The apparatus includes a printed circuit board and further includes a memory integrated device according to the second aspect of the present disclosure. The integrated memory device is disposed on a printed circuit board.
According to a seventh aspect of the present disclosure, an apparatus is provided. The apparatus comprises a printed circuit board and further comprises a half adder according to the third aspect of the present disclosure. The half adder is disposed on a printed circuit board.
According to an eighth aspect of the present disclosure, an apparatus is provided. The apparatus comprises a printed circuit board and further comprises a full adder according to the fourth aspect of the present disclosure. The full adder is disposed on a printed circuit board.
The summary is provided to introduce a selection of concepts in a simplified form that are further described below in the detailed description. This summary is not intended to identify key features or essential features of the disclosure, nor is it intended to be used to limit the scope of the disclosure.
Drawings
The foregoing and other objects, features and advantages of the disclosure will be apparent from the following more particular descriptions of exemplary embodiments of the disclosure as illustrated in the accompanying drawings wherein like reference numbers generally represent like parts throughout the exemplary embodiments of the disclosure.
FIG. 1A illustrates a schematic diagram of a spin logic device according to some embodiments of the present disclosure.
FIG. 1B shows a perspective view of a magnetic cell of the spin logic device of FIG. 1A.
Fig. 2 illustrates a schematic diagram of a spin logic device according to some embodiments of the present disclosure.
Fig. 3 illustrates a schematic diagram of a memory device according to some embodiments of the present disclosure.
Fig. 4 illustrates a schematic diagram of a half adder according to some embodiments of the present disclosure.
Fig. 5 illustrates a schematic diagram of a carry computation portion of a full adder, according to some embodiments of the present disclosure.
Fig. 6 illustrates a schematic diagram of a sum bit calculation portion of a half adder, according to some embodiments of the present disclosure.
Fig. 7 illustrates an equivalent circuit of a sum bit calculation portion of a half adder in a first mode according to some embodiments of the present disclosure.
Fig. 8 illustrates an equivalent circuit of a sum bit calculation portion of a half adder in a second mode according to some embodiments of the present disclosure.
The various features shown in the drawings may not be drawn to scale according to common practice. Accordingly, the dimensions of the various features may be arbitrarily expanded or reduced for clarity. In addition, some figures may not depict all of the components of a given system, method, or apparatus. Finally, like reference numerals may be used to refer to like features throughout the specification and drawings.
DETAILED DESCRIPTION OF EMBODIMENT (S) OF INVENTION
Embodiments of the present disclosure will be described in more detail below with reference to the accompanying drawings. While certain embodiments of the present disclosure have been shown in the accompanying drawings, it is to be understood that the present disclosure may be embodied in various forms and should not be construed as limited to the embodiments set forth herein, but are provided to provide a more thorough and complete understanding of the present disclosure. It should be understood that the drawings and embodiments of the present disclosure are for illustration purposes only and are not intended to limit the scope of the present disclosure.
In describing embodiments of the present disclosure, the term "comprising" and its like should be taken to be open-ended, i.e., including, but not limited to. The term "based on" should be understood as "based at least in part on". The term "one embodiment" or "the embodiment" should be understood as "at least one embodiment". The terms "first," "second," and the like, may refer to different or the same object. The term "and/or" means at least one of the two items associated therewith. The term "coupled" may mean a direct connection between one component and another component, and may also include an indirect connection via other components. For example, "a and/or B" means A, B, or a and B. Other explicit and implicit definitions are also possible below.
Any reference to direction or orientation is intended only to facilitate description and does not limit the scope of the present disclosure in any way. Related terms such as "lower," "upper," "horizontal," "vertical," "above," "below," "upward," "downward," "top" and "bottom" and derivatives thereof (e.g., "horizontally," "upward," "downward," etc.) are used in the discussion to refer to the orientation as described below or as shown in the drawing figures. These related terms are merely for convenience of description and do not require that the apparatus be constructed or operated in a particular orientation.
In the following description of the specific embodiments, some repetition is not described in detail, but it should be understood that the specific embodiments are referred to and may be combined with each other.
Embodiments of the present disclosure provide improved spin logic devices that may be implemented in various logic circuits, such as processors and the like, as well as in memory integrated devices. For example, a spin logic device may be used to implement logic operations for use in a computing device such as a processor or controller. Spin logic devices may be combined with one another to form various logic gates to implement logic operations. Further, combining logic gates may implement replicated computing functionality to implement a processor or controller. The spin logic, logic gates, and processor or controller may be disposed on a printed circuit board (Printed Circuit Board, PCB) to be incorporated into a variety of devices, e.g., computers, servers, portable computers, desktop computers, mobile phones, cellular phones, personal digital assistants, wearable devices or set-top boxes, and may also be used in autopilot applications. In addition, a spin logic device that performs a calculation function may be combined with a memory device for storing calculation results to realize a memory integrated device. The integrated memory device may be disposed on a Printed Circuit Board (PCB) so as to be incorporated into various devices, for example, electronic devices such as computers, servers, portable computers, desktop computers, mobile phones, cellular phones, personal digital assistants, wearable devices, or set-top boxes, and may also be used for applications such as autopilot automobiles.
FIG. 1A shows a schematic diagram of a spin logic device 10 according to some embodiments of the present disclosure. As shown in fig. 1A, the spin logic device 10 includes a magnetic cell 5, wherein fig. 1B shows a perspective view of the magnetic cell 5. Fig. 1A shows a cross-sectional view of the magnet unit 5 perpendicular to the z-axis direction, i.e. in the x-y plane. In other words, fig. 1A shows a top view of the magnetic unit 5 of fig. 1B. As shown in fig. 1B, the magnetic unit 5 includes a Spin Hall Effect (SHE) layer 52 and a ferromagnetic layer 53 arranged along a stacking direction, wherein the stacking direction is a z-axis direction, and a magnetization direction of the ferromagnetic layer 53 is along a y-axis direction. SHE layer 52 may comprise a metallic material having a spin hall effect, such as a heavy metal material, particularly beta-Ta, W, pt, etc. materials having a greater spin hall effect. Alternatively, SHE layer 52 may also include a topological insulator material. The ferromagnetic layer 53 may include various ferromagnetic materials, such as Fe, co, ni, and alloys thereof, e.g., coFeB, etc. In some embodiments, the ferromagnetic layer 53 may include a magnetic material having in-plane anisotropy, e.g., coFeB, coFe, niFe, etc. As shown in fig. 1B, a SHE layer 52 is formed over the substrate 51, and a ferromagnetic layer 53 is formed over the SHE layer 52. For example, the thickness of SHE layer 52 and the ferromagnetic layer 53 may be in the range of a few nanometers. In some embodiments, the in-plane anisotropy of the ferromagnetic layer 53 may be enhanced by increasing the thickness of the ferromagnetic layer 53. In one embodiment, SHE layer 52 and the ferromagnetic layer 53 may be grown by magnetron sputtering on a thermally oxidized silicon substrate.
The direction of magnetization of the ferromagnetic layer 53 along the y-axis can be achieved by a number of different embodiments. In one embodiment, the ferromagnetic layer 53 has a first width along the x-axis direction and a second width along the y-axis direction. The first width may be smaller than the second width so that the magnetization direction of the ferromagnetic layer 53 is along the y-axis direction. In another embodiment, the ferromagnetic layer 53 may be induced to produce a magnetization direction in the y-axis direction by applying a magnetic field along the y-axis direction during the growth of the ferromagnetic layer 53.
As shown in fig. 1A, the magnetic unit 5 includes a first port 1 at a first side, a second port 2 at a second side opposite to the first side in the x-axis direction, and a third port 3 located between the first port 1 and the second port 3 and above the magnetic unit 5. The first port 1 is coupled to a first terminal 11 of the spin logic device 10, the second port 2 is coupled to a second terminal 12 of the spin logic device 10, and the third port 3 is coupled to a third terminal 13 of the spin logic device. For example, the first, second and third ports 1, 2 and 3 may be coupled to the first, second and third ends 11, 12 and 13, respectively, through metal electrodes.
Fig. 1B shows a first electrode 55, a second electrode 56 and a third electrode 57, wherein the first electrode 55 is used for coupling a first port (not shown) of the magnetic unit 5 with a first end (not shown), the second electrode 56 is used for coupling a second port (not shown) of the magnetic unit 5 with a second end (not shown), and the third electrode 57 is used for coupling a third port (not shown) of the magnetic unit 5 with a third end (not shown). Although not explicitly shown, in the embodiment of fig. 1B, the first port of the magnetic unit 5 may be a portion where the SHE layer 52 contacts the first electrode 55, and the first end of the spin logic device may be a portion where the first electrode 55 is connected to an external circuit. The second port and the third port of the magnetic unit 5 and the second terminal and the third terminal of the spin logic device are not described here again. It should be appreciated that although in fig. 1B the first and second electrodes 55 and 56 are in contact with only the SHE layer 52, the first and second electrodes 55 and 56 may have other configurations. For example, the first electrode 55 and the second electrode 56 may have the same height as the stack of the SHE layer 52 and the ferromagnetic layer 53. For another example, the height of one of the first electrode 55 and the second electrode 56 is different from the height of the other electrode. In embodiments where the SHE layer 52 comprises a metal layer, both the SHE layer 52 and the ferromagnetic layer 53 are electrically conductive, and therefore the first electrode 55 and the second electrode 56 need only be in contact with at least a portion of the SHE layer 52 and the ferromagnetic layer 53. In embodiments where the SHE layer 52 comprises a topological insulator, the SHE layer 52 may not be electrically conductive internally, but only may generate current at the surface, which may require contacting the first and second electrodes 55, 56 with the ferromagnetic layer 53.
As shown in fig. 1A, a first terminal 11 of the spin logic device 10 is connected to a first voltage (e.g., an input voltage Vin) and a second terminal 12 of the spin logic device 10 is coupled to a second voltage (e.g., ground). It should be understood that the second voltage may also be other voltages than ground. For ease of discussion, embodiments of the present disclosure will be described below based on an input voltage Vin and ground. As shown in fig. 1B, a first voltage may be applied to the first electrode 55 and a second voltage may be applied to the second electrode 56. In this way, a voltage difference may be generated between the first electrode 55 and the second electrode 56 (i.e., in the x-axis direction), thereby generating the x-axis direction in the SHE layer 52A write current on the memory cell. Under the influence of the write current, the SHE layer 52 can generate spin-orbit torque by means of the spin hall effect. Under the action of spin-orbit torque, a hall voltage is generated in the z-axis direction due to an anomalous hall effect (Anomalous Hall Effect, AHE) in the ferromagnetic layer 53, resulting in a left-side voltage V 13 And right side voltage V 23 Creating asymmetry between, wherein the left voltage V 13 And right side voltage V 23 Respectively, the voltage between the first terminal and the third terminal and the voltage between the second terminal and the third terminal.
In general, the voltage asymmetry created by the anomalous hall effect is very small and difficult to detect. The asymmetry between voltages can be amplified by a negative differential resistance. The negative differential resistance has an effect of further increasing a large voltage and further decreasing a small voltage, and thus, asymmetry between voltages can be amplified. As shown in fig. 1A, a first negative differential resistance (Negative Differential Resistance, NDR) 4 is coupled between the first terminal 11 and the third terminal 13 of the spin logic device 10. The second negative differential resistor 6 is coupled between the second terminal 12 and the third terminal 13 of the spin logic device 10. For example, the first NDR 4 and the second NDR 6 may be the same, or may have the same resistance characteristics. The first NDR 4 and the second NDR 6 may be implemented by elements having negative differential resistance effects such as complementary junction field effect transistors or resonant tunneling transistors. When an input voltage Vin is applied at the first end 11, a current flows in the magnetic unit 5 along the x-axis direction. Due to the anomalous Hall effect, a Hall voltage is generated in the z-axis direction, resulting in a voltage V across the first NDR 4 13 And a voltage V across the second NDR 6 23 Asymmetry occurs, i.e. V 13 And V 23 One of which is a high voltage and one of which is a low voltage. If the magnetization direction of the magnet unit 5 is changed, the Hall voltage is reversed, so that V 13 And V 23 One of which is a low voltage and one of which is a high voltage. In a logic operation, the magnetization direction of the magnet unit 5 is taken as a logic input. For example, the magnetization direction may be defined as a logical input "1" in the +y-axis direction, and the magnetization direction may be defined as a logical input "1" in the-y-axis directionIs a logical input of "0". Alternatively, the magnetization direction may be defined as a logical input "0" in the +y-axis direction, and the magnetization direction may be defined as a logical input "1" in the-y-axis direction. V (V) 13 And V 23 The voltage level of (2) may correspond to a logic output, e.g., a high voltage is a logic output "1" and a low voltage is a logic output "0". The asymmetry of the output voltage due to the abnormal hall effect is not high, and therefore, the first NDR 4 and the second NDR 6 can be used to amplify the asymmetry of the output voltage, thereby achieving the purpose of identifying the logic output.
In the embodiment shown in fig. 1A and 1B, the magnet unit 5 is symmetrical with respect to an axis of symmetry lying in the y-z plane and being parallel to the z axis. The first port 1 and the second port 2 are symmetrical with respect to the symmetry axis and the third port 3 is located on the symmetry axis. According to this symmetrical structure, when no hall voltage is generated in the magnetic unit 5, the voltage V 13 And V 23 There is no asymmetry. Thus, this symmetrical structure is more conducive to a voltage V when a hall voltage is generated in the magnet unit 5 13 And V 23 Obvious asymmetry is created so that the logic output is more easily recognized. It should be appreciated that although fig. 1A and 1B show the magnet unit 5 having a square structure, the magnet unit 5 may have other shapes, in particular other symmetrical shapes.
Current-mode spin logic devices represent different logic outputs by different current levels. In order to distinguish between different logic, a larger current is required, and therefore, the device power consumption is higher. In contrast, the voltage type spin logic device does not need high current operation, thereby reducing the power consumption of the device and improving the performance of the device. In addition, the magnetic material of the voltage type spin logic device is in-plane magnetization, a magnetic field is not needed to assist magnetic moment inversion, and integration is easy.
Fig. 2 illustrates a schematic diagram of a spin logic device 100, according to some embodiments of the present disclosure. As shown in fig. 2, the spin logic device 100 includes a first magnetic cell 101, a second magnetic cell 102, and a third magnetic cell 103, each of which may be implemented by the magnetic cell 5 shown in fig. 1. The logic states of the first magnetic element 101, the second magnetic element 102, and the third magnetic element 103 may be represented by bits a, b, and c, respectively.
As shown in fig. 2, the first magnetic unit 101, the second magnetic unit 102, and the third magnetic unit 103 are coupled in parallel. In other words, the first port 1 of the first, second and third magnetic units 101, 102 and 103 is coupled with the first end 111 of the spin logic device 100, the second port 2 of the first, second and third magnetic units 101, 102 and 103 is coupled with the second end 112 of the spin logic device 100, and the third port 3 of the first, second and third magnetic units 101, 102 and 103 is coupled with the third end 113 of the spin logic device 100. In addition, the first NDR 104 is coupled between the first terminal 111 and the third terminal 113 of the spin logic device 100, and the second NDR 106 is coupled between the first terminal 112 and the third terminal 113 of the spin logic device 100. The first terminal 111 of the spin logic device 100 is coupled to the input voltage Vin and the second terminal 112 of the spin logic device 100 is grounded.
By controlling bit c, the spin logic device 100 may implement four logical operations, AND, OR, NAND, and NOR. For each magnetic unit 101-103, current flows in from the first end 1 and out from the second end 2 to ground. The magnetization directions of the first magnetic unit 101 and the second magnetic unit 102 may be logical inputs. For example, the magnetization direction may be defined as a logical input "1" along the +y-axis direction and a logical input "0" along the-y-axis direction. The magnetization direction of the third magnetic element 103 may be used as a bias condition to implement different logical operations. Voltage V 13 And V 23 May be a logic output, where the output high voltage is a logic "1" and the output low voltage is a logic "0".
By controlling the different logic inputs, bias conditions, AND logic output channels, AND, OR, NAND, AND NOR can be implemented. When the logic state of the third magnetic cell 103 is "0", the voltage V 13 Corresponding AND logic, voltage V 23 Corresponding to ANDNon "(NAND) logic; when the logic state of the third magnetic cell 103 is "1", the voltage V 13 Corresponding to OR logic, voltage V 23 Corresponding to NOR logic. Table 1 shows the logic table of this embodiment. When the state (c) of the third magnetic unit 103 is "0", the logical inputs (a, b) of the first magnetic unit 101 and the second magnetic unit 102 are (1, 1), (1, 0), (0, 1), (0, 0), respectively, the voltage V 13 Respectively high ("1"), low ("0") AND low ("0"), corresponding AND logic operations. In addition, the voltage V 23 Respectively, low ("0"), high ("1"), corresponding to the NAND logic operation. When the logic state of the third magnetic cell (bit c) is "1", the logic inputs (a, b) of the first magnetic cell 101 and the second magnetic cell 102 are (1, 1), (1, 0), (0, 1), (0, 0), respectively, the voltage V 13 Respectively high ("1"), high ("1") and low ("0"), corresponding OR logic operations. At the same time, the voltage V 23 The output voltages of (a) are low ("0"), low ("0") and high ("1"), respectively, corresponding to NOR logic operations. It should be understood that the above numbers are provided by way of example only, and that different devices may implement different data results.
TABLE 1
Fig. 3 illustrates a schematic diagram of a memory device 200 according to some embodiments of the present disclosure. As shown in fig. 3, the integrated memory device 200 may implement both logic operations and storage of output results. By combining the spin logic device 100 shown in fig. 2 with a memory portion, a memory integrated device 200 can be formed. The first, second and third magnetic units 201, 202 and 203 may each be implemented by the magnetic unit 10 as shown in fig. 1. The first magnetic element 201, the second magnetic element 202, and the third magnetic element 203 are represented by bits a, b, and c, respectively.
As shown in fig. 3, the first, second and third magnetic units 201, 202 and 203 are coupled in parallel. The first NDR 204 is coupled between a first end 211 and a third end 213 of the integrated device 200, and the second NDR 206 is coupled between a second end 212 and a third end 213 of the integrated device 200. The first terminal 211 of the integrated device 200 is coupled to the input voltage Vin and the second terminal 212 of the integrated device 200 is grounded. The third terminal 213 of the integrated device 200 is coupled to the control terminal (i.e., gate) of the transistor 207, a first terminal (e.g., source or drain) of the transistor 207 is coupled to the first terminal 1 of the magnetic cell 205 (state d), and a second terminal (e.g., drain or source) of the transistor 207 is grounded. In addition, the second terminal 2 of the magnetic unit 205 is connected to the power source V DD Coupled to form a slave power supply V DD A return to ground.
For example, the initial state of the magnetic cell 205 may be set to a logic "0", i.e., the magnetization direction is the-y-axis direction. When the logic portion of the integrated memory device 200 outputs a "0", the output voltage of the logic portion is less than the turn-on voltage of the transistor 207, the transistor 207 is not turned on, and the output voltage of the transistor is equal to the output voltage of the transistor DD No current is flowing in the loop to ground and the magnetization direction of the magnetic cell 205 does not change to "0". When the logic portion of the integrated memory device 200 outputs a "1", the output voltage of the logic portion is greater than the turn-on voltage of the transistor 207, and the transistor 207 is turned on, thereby being supplied with power from the power supply V DD In a loop to ground there is a write current I O Through the magnetic unit 205. At write current I O The magnetization direction of the magnetic cell 205 is inverted by the induced spin orbit torque, and is changed to +y-axis direction, i.e., logic "1", thereby completing the storage of the logic output result in the magnetic cell 205. By varying write current I O The logic operation on the magnetic unit 205 may be changed. For example, power supply V DD Can be coupled to the first port 1 of the magnetic unit 205 and the second port 2 of the magnetic unit 205 is connected to the transistor 207 to vary the write current I O Is a direction of (2).
It should be appreciated that although transistor 207 is represented in fig. 3 as a field effect transistor, any other suitable switch may be used to implement transistor 207.
Fig. 4 illustrates a schematic diagram of a half adder 300 according to some embodiments of the present disclosure. As shown in FIG. 4, half-adder 300 includes two examples of spin logic device 100 as shown in FIG. 2, a first example of spin logic device 100 including first magnetic element 301, second magnetic element 302, and third magnetic element 303, and first NDR 304 and second NDR 306, and a second example of spin logic device 100 including first magnetic element 351, second magnetic element 352, and third magnetic element 353, and first NDR 354, and second NDR 356. The logical input of first magnetic element 301 is bit a and the logical input of first magnetic element 351 is bitWhich is complementary to bit a. The logical input of second magnetic element 302 is bit b and the logical input of second magnetic element 352 is bit bWhich is complementary to bit b. The logic state of the third magnetic cell 303 is bit c 1 The logic state of the third magnetic element 353 is bit c 2 . As shown in fig. 2, one example of the spin logic device 100 may be a logic gate. For ease of discussion, a first instance of the spin logic device 100 is referred to as a first logic gate and a second instance of the spin logic device 100 is referred to as a second logic gate. By means of the control bits of the third logic units 303 and 353 an exclusive or (XOR) of bits a and b can be realized, thereby realizing a half adder.
As described in connection with fig. 2, both nand and nor logic gates may be generated by varying the control bit c of the third logic unit. Exclusive or may be implemented by a combination of nor logic gates:
the first logic gate and the second logic gate can be used for realizing NOR gates, wherein the logic input of one NOR gate is bit a and bit b, and bit c is controlled 1 The magnetization direction of (a) is +y-axis direction (logic "1"), thereby realizing aNOR b; the logical input of the other NOR gate is a bitAnd positionThe magnetization directions of the two are opposite to that of the bit a and the bit b, and the bit c is controlled 2 The magnetization direction of (a) is +y-axis direction (logic "1"), thereby realizingA third terminal 313 of the first logic gate (aNORb) is coupled to a control terminal (e.g., gate) of the transistor 307, a second logic gateIs coupled to a control terminal (e.g., gate) of transistor 309. Transistors 307 and 309 are coupled in parallel between magnetic cell 305 (bit d) and ground. A first terminal (e.g., source or drain) of transistors 307 and 309 is connected in series with second port 2 of magnetic unit 305, a second terminal (e.g., drain or source) of transistors 307 and 309 is grounded and first port 1 of magnetic unit 305 is connected to power supply V DD Coupled to form a loop between the power supply and ground.
When both the first logic gate and the second logic gate output a "0", neither transistor 307 nor 309 is conductive and there is no current in the loop. When one of the logic gates outputs a "1", at least one of the transistors 307 and 309 is turned on, and the loopA write current is flowing through the magnetic cell 305. The magnetization direction of the magnetic cell 305 is flipped by the spin-orbit torque induced by the write current. The preset magnetization direction of the magnetic cell 305 is in the +y-axis direction (logic "1"), and when at least one of the transistors 307 and 309 is turned on, a write current I is written O Through the magnetic unit 305. Under the effect of the spin-orbit torque caused by the write current, the magnetization direction of the magnetic cell 305 is reversed, and becomes a-y-axis direction, i.e., a "0" state. When neither transistor 307 nor 309 is conducting, there is no write current I O By the magnetic unit 305, the magnetization direction of the magnetic unit 305 is unchanged, still "1". Thus, transistors 307 and 309 implement a NOR of the output results of the two logic gates with magnetic cell 305, thereby implementing an (a NOR b) NORI.e. magnetic unit 305 stores the result of an exclusive or XOR operation of bit a and bit b. Table 2 shows a logic table according to some embodiments of the present disclosure.
TABLE 2
According to some embodiments of the present disclosure, the spin logic device 100 as shown in FIG. 2 may be combined to form a full adder. The full adder may perform an addition of two-bit binary digits (referred to as a first adder and a second adder, respectively) and output a sum bit and a carry bit. In the spin logic device 100 as shown in fig. 2, if the third magnetic cell 103 is used as a logic input bit, instead of a control bit, a carry function may be implemented. As shown in Table 3, the logic inputs Ai and Bi represent the first and second addends, the logic input Ci-1 represents the number of advances in the adjacent lower bits, and the logic output C i Representing the number of advances to the adjacent higher order.
TABLE 3 Table 3
Fig. 5 illustrates a schematic diagram of a carry computation portion 400 of a full adder according to some embodiments of the present disclosure. Like the spin logic device 100, the carry computation section 400 includes a first magnetic cell 401, a second magnetic cell 402, and a third magnetic cell 403, wherein the first magnetic cell 401, the second magnetic cell 402, and the third magnetic cell 403 receive logic inputs Ai, bi, and Ci-1, respectively. The first NDR 404 is coupled between a first end 411 and a third end 413, and the second NDR 406 is coupled between a second end 412 and the third end 413.
As shown in fig. 5, the third terminal 413 is coupled to a control terminal (e.g., gate) of the transistor 407, a first terminal (e.g., source or drain) of the transistor 407 is coupled to the second port 2 of the magnetic unit 405, a second terminal (e.g., drain or source) of the transistor 407 is grounded, and the first port 1 of the magnetic unit 405 is coupled to the power supply V DD And (3) coupling.
As shown in table 3, the initial state of the magnetic unit 405 may be set to logic "1". When the carry calculation section 400 outputs "0", the output voltage is smaller than the on voltage of the transistor 407, the transistor 407 is not turned on, and the power supply V is turned on DD There is no current in the loop to ground and the logic state of the magnetic cell 405 does not change to "1". When the carry calculation section 400 outputs "1", the output voltage is greater than the on voltage of the transistor 407, the transistor 407 is turned on, and the power supply V is turned on DD Write current flows through the magnetic cell 405 in a loop to ground. Under the action of spin-orbit torque caused by the write current, the magnetization direction of the magnetic cell 405 is inverted, corresponding to logic "0", thereby completing information storage.
Fig. 6 illustrates a schematic diagram of a sum bit calculation portion 500 of a full adder, according to some embodiments of the disclosure. The sum bits of the full adder may be implemented by combining half adder 300 ("exclusive or" XOR) as shown in fig. 4:
Si＝SUM(Ai,Bi,Ci-1)＝(Ai XOR Bi)XOR Ci-1。
As shown in FIG. 6, the sum bit calculation portion 500 includes a first magnetic element 501 (logic input Ai), a second magnetic element 502 (logic input Bi), a third magnetic element 503 (control bit c) 1 ) First NDR 504, second NDR 506, first magnetic element 551 (logic inputComplement of logic input Ai), a second magnetic element 552 (logic inputComplement of logic input Bi), a third magnetic element 553 (control bit c 2 ) First NDR 554 and second NDR 556. In addition, the sum bit calculation portion 500 also includes a first magnetic element 521 (logic input Ii), a second magnetic element 522 (logic input Ci-1), a third magnetic element 523 (control bit c) 3 ) First NDR 524, second NDR 526, first magnetic element 571 (logic inputComplement of logic input Ii), a second magnetic element 572 (logic inputComplement of logic input Ci-1), a third magnetic element 573 (control bit c 4 ) A first NDR 574 and a second NDR 576.
In this embodiment, bit I, as shown in Table 3 i Sum bit S i May be a logical "1", i.e. the magnetization direction is in the +y-axis direction. The logical operations shown in table 3 are similar to those described in connection with fig. 4 and will not be repeated.
In addition, sum bit calculation portion 500 also includes transistors 505, 525, 555, and 575, which may operate as described in connection with FIG. 4. The sum bit calculation portion 500 may also include a switching circuit, For switching the sum bit calculation portion 500 between the first mode and the second mode. In the example shown in fig. 6, the switching circuit includes transistors 531-542. For example, the second port 2 of the first magnetic unit 521 is selectively coupled to the second port 2 of the first magnetic unit 571 via a transistor 537. Fig. 7 shows an equivalent circuit 600 of a first mode of the sum bit calculation portion 500, and fig. 8 shows an equivalent circuit 700 of a second mode of the sum bit calculation portion 500. Equivalent circuit 600 implementation bit a i And bit B i Exclusive or operation of (c), and store the operation result in intermediate bit I i And (3) withI.e. I i ＝A i XOR B i . Equivalent circuit 700 implements bit I i And bit C i-1 Exclusive or operation of (c), and store the operation result in the sum bit S i I.e. S i ＝I i XOR C i-1 ＝(A i XOR B i )XOR C i-1 . The sum bit calculation can be realized by alternately operating the sum bit calculation section 500 in the first mode and the second mode.
In some embodiments, the sum bit calculation portion 500 further includes a controller 510 to enable automatic switching between the first mode and the second mode. The controller 510 may operate under the control of a clock CLK and may include a first output Q 1 And a second output Q 2 . First output Q 1 Coupled to control terminals (e.g., gates) of transistors 531, 533, 537, and 538 for turning on and off transistors 531, 533, 537, and 538. Second output Q 2 Coupled to control terminals (e.g., gates) of transistors 532, 534, 535, 536, 539, 541, and 542 for turning on and off transistors 532, 534, 535, 536, 539, 541, and 542.
During a first period of time (e.g., a first portion of one clock cycle), a first output Q 1 Transistors 531, 533 may be provided,537 and 538 are conductive, and a second output Q 2 Transistors 532, 534, 535, 536, 539, 541 and 542 are turned off. Fig. 7 shows a schematic diagram of the sum bit calculation section 500 in this state. As shown in FIG. 7, circuit 600 implements bit A i And bit B i Exclusive or operation of (c), and store the operation result in intermediate bit I i And (3) withI.e. I i ＝A i XOR B i 。
During a second period of time (e.g., another portion of one clock cycle), the first output Q 1 Transistors 531, 533, 537, and 538 may be turned off, and the second output Q 2 Transistors 532, 534, 535, 536, 539, 541, and 542 are turned on. Fig. 8 shows a schematic diagram of the sum bit calculation section 500 in this state. As shown in fig. 8, circuit diagram 700 implements bit I i And bit C i-1 Exclusive or operation of (c), and store the operation result in the sum bit S i I.e. S i ＝I i XOR C i-1 ＝(A i XOR B i )XOR C i-1 。
Although embodiments of the present disclosure and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the scope of the disclosure as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine tool, manufacture, composition of matter, means, methods and steps described in the specification. Those of skill in the art will readily appreciate from the disclosure that processes, machine tools, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machine tools, manufacture, compositions of matter, means, methods, or steps. In addition, each claim constitutes a separate embodiment, and various claims and combinations of embodiments are within the scope of the present disclosure.

Claims (21)

  1. A spin logic device, comprising:
    a first magnetic cell comprising a spin hall effect layer and a ferromagnetic layer stacked along a first direction of the first magnetic cell, the first magnetic cell comprising a first port at a first side of the first magnetic cell, a second port at a second side opposite the first side along a second direction of the first magnetic cell, the second direction being perpendicular to the first direction, the first port of the first magnetic cell coupled with a first end of the spin logic device, and a third port located between and above the first port of the first magnetic cell, the second port of the first magnetic cell coupled with a second end of the spin logic device;
    a first negative differential resistor coupled between a first terminal and a third terminal of the spin logic device; and
    a second negative differential resistor is coupled between the second terminal and the third terminal of the spin logic device.
  2. The spin logic device of claim 1, wherein the first magnetic cell is symmetrical about an axis of symmetry parallel to the first direction, the second port of the first magnetic cell and the first port of the first magnetic cell are symmetrical about the axis of symmetry, and the third port of the first magnetic cell is located on the axis of symmetry.
  3. The spin logic device of claim 1,
    the first terminal of the spin logic device is for coupling to a first voltage and the second terminal of the spin logic device is for coupling to a second voltage to generate a current between the first terminal of the spin logic device and the second terminal of the spin logic device; and
    the spin logic device is configured to output a third voltage representing a first logic output between a first terminal of the spin logic device and a third terminal of the spin logic device, and/or the spin logic device is configured to output a fourth voltage representing a second logic output between a second terminal of the spin logic device and the third terminal of the spin logic device.
  4. The spin logic device of claim 1, wherein the magnetization direction represents a logic input of the first magnetic cell.
  5. The spin logic device of claim 1, wherein at least one of the first negative differential resistance and the second negative differential resistance comprises: complementary junction field effect transistors or resonant tunneling diodes.
  6. The spin logic device of claim 1, wherein the spin hall effect layer comprises at least one of: heavy metal layers or topological insulator layers.
  7. The spin logic device of claim 1, wherein the magnetization direction is flipped in response to a write current between a first port of the first magnetic cell and a second port of the first magnetic cell.
  8. The spin logic device of any of claims 1-7, further comprising:
    a second magnetic cell comprising a spin hall effect layer and a ferromagnetic layer stacked along a first direction of the second magnetic cell, the second magnetic cell comprising a first port at a first side of the second magnetic cell, a second port at a second side opposite the first side of the second magnetic cell along a second direction of the second magnetic cell, the second direction of the second magnetic cell being perpendicular to the first direction of the second magnetic cell, and a third port located between and above the first port of the second magnetic cell, the second port of the second magnetic cell being coupled with the first end of the spin logic device, the second port of the second magnetic cell being coupled with the second end of the spin logic device, and the third port of the second magnetic cell being coupled with the third end of the spin logic device; and
    A third magnetic cell including a spin hall effect layer and a ferromagnetic layer stacked along a first direction of the third magnetic cell, the third magnetic cell including a first port at a first side of the third magnetic cell, a second port at a second side opposite the first side of the third magnetic cell along a second direction of the third magnetic cell, the second direction of the third magnetic cell being perpendicular to the first direction of the third magnetic cell, the first port of the third magnetic cell being coupled with the first end of the spin logic device, a second port at a second side opposite the first side of the third magnetic cell along the second direction of the third magnetic cell, and a third port located between and above the first port of the third magnetic cell, the second port of the third magnetic cell being coupled with the third end of the spin logic device.
  9. The spin logic device of claim 8,
    the magnetization direction of the first magnetic element represents a logical input of the first magnetic element;
    the magnetization direction of the second magnetic element represents a logical input of the second magnetic element; and
    The spin logic device is configured to output a third voltage representing a first logic output of the spin logic device between a first end of the spin logic device and a third end of the spin logic device, wherein the first logic output operates as a first logic representing logic inputs of the first and second magnetic units if a magnetization direction of the third magnetic unit is a first magnetization direction, and the first logic output operates as a second logic representing logic inputs of the first and second magnetic units if the magnetization direction of the third magnetic unit is a second magnetization direction, and/or the spin logic device is configured to output a fourth voltage representing a second logic output of the spin logic device between a second end of the spin logic device and a third end of the spin logic device, wherein the second logic output operates as a third logic representing logic inputs of the first and second magnetic units if the magnetization direction of the third magnetic unit is a first magnetization direction, and the third logic output operates as a third logic representing logic inputs of the first and second magnetic units if the magnetization direction of the third magnetic unit is a third magnetization direction.
  10. The spin logic device of claim 9, wherein the first and second logic operations comprise a nand and a nor, and the third and fourth logic operations comprise an and or.
  11. A memory integrated device comprising:
    the spin logic device of any of claims 8-10;
    a transistor, a control terminal of the transistor being coupled to a third terminal of the spin logic device;
    a fourth magnetic cell comprising a spin hall effect layer and a ferromagnetic layer stacked along a first direction of the fourth magnetic cell, the fourth magnetic cell comprising a first port on a first side of the fourth magnetic cell and a second port on a second side opposite the first side of the fourth magnetic cell along a second direction of the fourth magnetic cell, the second direction of the fourth magnetic cell being perpendicular to the first direction of the fourth magnetic cell, the first port of the fourth magnetic cell being coupled to the first end of the transistor and the second port of the fourth magnetic cell being coupled to a power source.
  12. The integrated memory device of claim 11, wherein,
    The fourth magnetic element is symmetrical about an axis of symmetry parallel to the first direction of the fourth magnetic element, and the second port of the fourth magnetic element is symmetrical about the axis of symmetry of the fourth magnetic element with the first port of the fourth magnetic element.
  13. The integrated memory device of claim 12, wherein,
    the write current of the fourth magnetic element has a direction from the second port of the fourth magnetic element to the first port of the fourth magnetic element.
  14. A half adder, comprising:
    a first nor gate comprising a spin logic device according to any of claims 8-10;
    a second nor gate comprising the spin logic device of any of claims 8-10, a first end of the first nor gate coupled with a first end of the second nor gate, a second end of the first nor gate coupled with a second end of the second nor gate, the logic inputs of the first magnetic cell of the first nor gate and the first magnetic cell of the second nor gate being complementary, and the logic inputs of the second magnetic cell of the first nor gate and the second magnetic cell of the second nor gate being complementary;
    A first switch, a control terminal of which is coupled to a third terminal of the first nor gate;
    a second switch, a control terminal of which is coupled to a third terminal of the second nor gate; and
    a fifth magnetic cell comprising a spin hall effect layer and a ferromagnetic layer stacked along a first direction of the fifth magnetic cell, the fifth magnetic cell comprising a first port on a first side of the fifth magnetic cell and a second port on a second side opposite the first side of the fifth magnetic cell along a second direction of the fifth magnetic cell, the second direction of the fifth magnetic cell being perpendicular to the first direction of the fifth magnetic cell, the first port of the fifth magnetic cell being coupled to a power source, the second port of the fifth magnetic cell being coupled to the first switch and the second switch.
  15. The half adder according to claim 14, wherein,
    the write current of the fifth magnetic cell has a direction from a first port of the fifth magnetic cell to a second port of the fifth magnetic cell.
  16. A full adder, comprising:
    a first nor gate comprising the spin logic device of any of claims 8-10, wherein the logic input of a first magnetic cell of the first nor gate is a first addend and the logic input of a second magnetic cell of the first nor gate is a second addend;
    A second nor gate comprising the spin logic device of any of claims 8-10, a first end of the first nor gate coupled to a first end of the second nor gate, a second end of the first nor gate coupled to a second end of the second nor gate, wherein a logical input of a first magnetic cell of the second nor gate is a complement of a first addition and a logical input of a second magnetic cell of the second nor gate is a complement of a second addition;
    a first switch, a control terminal of which is coupled to a third terminal of the first nor gate;
    a second switch having a control terminal coupled to a third terminal of the second nor gate, a first terminal of the second switch coupled to a first terminal of the first switch to provide a first logic output;
    a third nor gate comprising the spin logic device of any of claims 8-10, wherein the logic input of the second magnetic cell of the third nor gate is the precession number of an adjacent low bit;
    a fourth nor gate comprising the spin logic device of any of claims 8-10, the first end of the third nor gate coupled to the first end of the fourth nor gate, the second end of the third nor gate coupled to the second end of the fourth nor gate, the second port of the first magnetic cell of the third nor gate coupled to the second port of the first magnetic cell of the fourth nor gate, and the first port of the first magnetic cell of the fourth nor gate coupled to the first logic output, wherein the logic input of the second magnetic cell of the fourth nor gate is the complement of the number of precession bits of an adjacent low bit;
    A third switch, a control terminal of which is coupled to a third terminal of the third nor gate;
    a fourth switch, a control terminal of which is coupled to a third terminal of the fourth nor gate;
    a sixth magnetic cell comprising a spin hall effect layer and a ferromagnetic layer stacked along a first direction of the sixth magnetic cell, the sixth magnetic cell comprising a first port on a first side of the sixth magnetic cell and a second port on a second side opposite the first side of the sixth magnetic cell along a second direction of the sixth magnetic cell, the second direction of the sixth magnetic cell being perpendicular to the first direction of the sixth magnetic cell, the first port of the sixth magnetic cell being coupled to a power source and the second port of the sixth magnetic cell being coupled to the third switch and the fourth switch, the sixth magnetic cell being for storage and retrieval;
    a switching circuit for activating the first and second nor gates to store a first logic output at a first magnetic cell of the third nor gate and a second logic output complementary to the first logic output at a first storage cell of the fourth nor gate for a first period of time, and activating the third and fourth nor gates to store a logic output at the sixth magnetic cell for a second period of time; and
    The integrative device of any of claims 11-13, wherein a logical input of a first magnetic cell of the integrative device is a value of a first addend, a logical input of a second magnetic cell of the integrative device is a value of a second addend, a logical input of a third magnetic cell of the integrative device is an advance number of an adjacent lower order, and a fourth magnetic cell of the integrative device stores an advance number to an adjacent higher order.
  17. The full adder according to claim 16, wherein,
    the write current of the sixth magnetic cell has a direction from a first port of the sixth magnetic cell to a second port of the sixth magnetic cell; and
    the write current of the fourth magnetic element has a direction from the second port of the fourth magnetic element to the first port of the fourth magnetic element.
  18. An apparatus, comprising:
    a printed circuit board; and
    the spin logic device of any of claims 1-10, disposed on the printed circuit board.
  19. An apparatus, comprising:
    a printed circuit board; and
    the integrated memory device of any one of claims 11-13 disposed on the printed circuit board.
  20. An apparatus, comprising:
    a printed circuit board; and
    the half adder of any of claims 14-15, disposed on the printed circuit board.
  21. An apparatus, comprising:
    a printed circuit board; and
    the full adder of any one of claims 16-17, disposed on the printed circuit board.
CN202180098082.6A 2021-08-27 2021-08-27 Spin logic device, memory integrated device, half adder and full adder Pending CN117321688A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2021/115054 WO2023024083A1 (en) 2021-08-27 2021-08-27 Spin logic device, processing-in-memory device, half adder and full adder

Publications (1)

Publication Number Publication Date
CN117321688A true CN117321688A (en) 2023-12-29

Family

ID=85322371

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202180098082.6A Pending CN117321688A (en) 2021-08-27 2021-08-27 Spin logic device, memory integrated device, half adder and full adder

Country Status (2)

Country Link
CN (1) CN117321688A (en)
WO (1) WO2023024083A1 (en)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105280214B (en) * 2015-09-10 2018-02-27 中国科学院物理研究所 Current drive-type MAGNETIC RANDOM ACCESS MEMORY and spin logical device
US20170082697A1 (en) * 2015-09-18 2017-03-23 Regents Of The University Of Minnesota Spin hall effect magnetic structures
US10333058B2 (en) * 2016-03-17 2019-06-25 Cornell University Nanosecond-timescale low-error switching of 3-terminal magnetic tunnel junction circuits through dynamic in-plane-field assisted spin-hall effect
CN112466359B (en) * 2020-12-04 2024-05-24 首都师范大学 Full-voltage regulation logic device based on spin orbit coupling effect

Also Published As

Publication number Publication date
WO2023024083A1 (en) 2023-03-02

Similar Documents

Publication Publication Date Title
Zhao et al. Spin transfer torque (STT)-MRAM--based runtime reconfiguration FPGA circuit
US10333523B2 (en) Exclusive-OR logic device with spin orbit torque effect
KR102327417B1 (en) Spin-orbit logic with charge interconnects and magnetoelectric nodes
US8405421B2 (en) Nonvolatile full adder circuit
CN110383461B (en) Magnetic memory, magnetic memory recording method, and magnetic memory reading method
CN107077881B (en) Elimination of undesired current paths in GSHE-MTJ based circuits
US11764786B2 (en) Magnetoelectric majority gate device
CN111406326B (en) Magnetic memory structure and device
Ahmadinejad et al. Energy-efficient magnetic approximate full adder with spin-Hall assistance for signal processing applications
US8159873B2 (en) Semiconductor integrated circuit
CN112951302B (en) Nonvolatile memory cell, memory and device
Sharma et al. VerilogA based compact model of a three-terminal ME-MTJ device
Lee et al. The 3-bit gray counter based on magnetic-tunnel-junction elements
US9503085B1 (en) Exclusive-OR gate using magneto-electric tunnel junctions
US9654110B2 (en) Reconfigurable magnetoelectronic processing circuits
CN117321688A (en) Spin logic device, memory integrated device, half adder and full adder
Khan et al. Fast and area efficient hybrid MTJ-CMOS spintronic approximate adder
US9692413B2 (en) Configurable exclusive-OR / exclusive-NOR gate using magneto-electric tunnel junctions
CN116830198A (en) Spin logic device, memory integrated device, half adder and full adder
EP1471644A1 (en) Logical operation circuit and logical operation method
CN117940999A (en) Computing circuit and electronic device
US20240120923A1 (en) Spin logic device based on magnetic tunnel junction and electronic apparatus comprising the same
James et al. Review of Full Adder Performance Analysis Using Kogge Stone Adder and Magnetic Tunnel Junction
Nisar et al. Design and performance evaluation of magnetic tunnel junction based logic circuits
Ohsawa et al. Voltage-control spintronics memory (VoCSM) toward development of a 4F 2-cell with strained in-plane-MTJ

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination