CN117199152B - Solar cell and preparation method thereof - Google Patents

Solar cell and preparation method thereof Download PDF

Info

Publication number
CN117199152B
CN117199152B CN202311167535.3A CN202311167535A CN117199152B CN 117199152 B CN117199152 B CN 117199152B CN 202311167535 A CN202311167535 A CN 202311167535A CN 117199152 B CN117199152 B CN 117199152B
Authority
CN
China
Prior art keywords
grid
auxiliary
negative electrode
positive electrode
short
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202311167535.3A
Other languages
Chinese (zh)
Other versions
CN117199152A (en
Inventor
陈进
付少剑
张明明
郭世成
范洵
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huai'an Jietai New Energy Technology Co ltd
Original Assignee
Huai'an Jietai New Energy Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huai'an Jietai New Energy Technology Co ltd filed Critical Huai'an Jietai New Energy Technology Co ltd
Priority to CN202311167535.3A priority Critical patent/CN117199152B/en
Publication of CN117199152A publication Critical patent/CN117199152A/en
Application granted granted Critical
Publication of CN117199152B publication Critical patent/CN117199152B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Photovoltaic Devices (AREA)

Abstract

The invention discloses a solar cell and a preparation method thereof, which belong to the technical field of solar cells and comprise a silicon wafer and a plurality of rows of auxiliary grids, wherein the same row of auxiliary grids consists of a long positive electrode auxiliary grid and a short negative electrode auxiliary grid or consists of a long negative electrode auxiliary grid and a short positive electrode auxiliary grid; the adjacent two rows of auxiliary grids are respectively provided with a long positive auxiliary grid and a long negative auxiliary grid; the short negative electrode auxiliary grid is provided with a negative electrode main grid region in the length direction of the auxiliary grid and the long negative electrode auxiliary grid at the corresponding position; the short positive electrode auxiliary grid is provided with a positive electrode main grid area in the length direction of the auxiliary grid and a long positive electrode auxiliary grid at a corresponding position; the negative electrode main gate regions and the positive electrode main gate regions are alternately arranged; PAD points are distributed between the cathode main gate region and the anode main gate region. By the design of the long and short auxiliary grids, a positive main grid region and a negative main grid region are respectively formed at the short positive auxiliary grid and the short negative auxiliary grid, and connecting wires are not printed in the main grid regions, so that silver paste can be saved; meanwhile, due to the arrangement of the short positive electrode auxiliary grid and the short negative electrode auxiliary grid, poor welding short circuit can be prevented.

Description

Solar cell and preparation method thereof
Technical Field
The invention relates to the technical field of solar cells, in particular to a solar cell and a preparation method thereof.
Background
Under the background that global climate is warming, renewable energy sources such as petroleum and natural gas are increasingly scarce and the like are increasingly severe, new energy development is urgent, and solar energy is an inexhaustible clean energy source. The improvement of photoelectric conversion efficiency is the key point of solar technology, and the back contact solar technology is to print the front grid line and the electrode of the battery on the back through a special technical means, so that the positive and negative electrodes are arranged alternately on the back of the battery. The technology can effectively improve the efficiency of the solar cell, so that the solar cell is more attractive, and meanwhile, the technology is compatible with PERC, TOPCON, HJT and other technologies.
The back of the existing back contact battery is transversely crossed with the positive electrode fine grid 101 and the negative electrode fine grid 201, the positive electrode main grid 100 and the negative electrode main grid 200 are longitudinally crossed, insulating glue is printed at the crossed position of the positive electrode and the negative electrode fine grid 201, insulating glue is printed at the crossed position of the negative electrode and the positive electrode fine grid 101, as shown in fig. 1, pad points 300 are arranged on the length directions of the positive electrode main grid 100 and the negative electrode main grid 200, the back of a battery piece faces upwards during welding, tin-lead welding strips are paved right above the positive electrode and the negative electrode, the welding strips are pressed by spring pressing pins, and welding is realized by heating an infrared lamp tube. This structure has the following problems: (1) When the placement position of the welding strip is deviated, the welding strip contacts with the insulation area to damage the insulation adhesive, so that short circuit is caused; (2) The infrared welding temperature is higher, the single-sided welding is caused by the larger deviation of the thermal expansion coefficients of the tin-lead welding strip and the battery piece, the battery piece after welding has serious warping, and hidden cracking is caused during lamination; (3) The battery piece warpage has stress, and follow-up subassembly is in outdoor use, has the failure risk because factors such as high low temperature is alternate, moisture.
In view of this, the present inventors have conducted intensive studies in response to this need, and have made the present invention.
Disclosure of Invention
In order to solve the problems that in the prior art, when the placement position of a welding strip on the back of a back contact battery is deviated, insulating glue is damaged to cause short circuit, a battery piece is seriously warped after welding the welding strip, hidden cracks are caused during lamination, the battery piece is warped to cause stress, failure risks exist in the outdoor use process, and the like, the invention provides a back contact battery which is a screen BC battery, and comprises a silicon wafer, a plurality of rows of auxiliary grids which are arranged on the back of the silicon wafer in a first direction, wherein each row of auxiliary grids is alternately provided with positive auxiliary grids and negative auxiliary grids which are arranged at intervals along the length direction of the auxiliary grids; the positive electrode auxiliary grid comprises a long positive electrode auxiliary grid and a short positive electrode auxiliary grid, and the negative electrode auxiliary grid comprises a long negative electrode auxiliary grid and a short negative electrode auxiliary grid;
The auxiliary grids in the same row consist of a long anode auxiliary grid and a short cathode auxiliary grid, or consist of a long cathode auxiliary grid and a short anode auxiliary grid; a long positive electrode auxiliary grid and a long negative electrode auxiliary grid are respectively arranged on the auxiliary grids of two adjacent rows; all the short negative electrode auxiliary grids are provided with more than one negative electrode main grid region in the length direction of the auxiliary grid and the long negative electrode auxiliary grid at the corresponding position, and a plurality of short negative electrode auxiliary grids on each negative electrode main grid region are distributed along a first direction perpendicular to the length direction of the auxiliary grid; all the short positive electrode auxiliary grids are provided with more than one positive electrode main grid region in the length direction of the auxiliary grid and the long positive electrode auxiliary grids at corresponding positions, and a plurality of short positive electrode auxiliary grids on each positive electrode main grid region are distributed along a first direction; and the negative electrode main gate regions and the positive electrode main gate regions are alternately arranged in the length direction of the auxiliary gate.
Negative electrode main grid PAD points are distributed in the middle of the negative electrode main grid region along the first direction, and positive electrode main grid PAD points are distributed in the middle of the positive electrode main grid region along the first direction.
By the design of the long and short auxiliary grids, a positive main grid region and a negative main grid region are respectively formed at the short positive auxiliary grid and the short negative auxiliary grid, and connecting wires are not printed in the main grid regions, so that silver paste can be saved; meanwhile, due to the arrangement of the short positive electrode auxiliary grid and the short negative electrode auxiliary grid, poor welding short circuit can be prevented.
Preferably, the width of the auxiliary grid is 10-30um, and the height is 10-15um.
Preferably, the number of PAD points is at least 6, wherein the number of the negative electrode main gate PAD points and the positive electrode main gate PAD points is 3, the widths of the negative electrode main gate PAD points and the positive electrode main gate PAD points are 80-120um, the lengths of the negative electrode main gate PAD points and the positive electrode main gate PAD points are 60-80um, and the thicknesses of the negative electrode main gate PAD points and the positive electrode main gate PAD points are 3-10um; the heights of the negative electrode main grid PAD point and the positive electrode main grid PAD point are not lower than the height of the auxiliary grid.
An insulating region is formed between the short negative electrode auxiliary gate and the long positive electrode auxiliary gate at intervals on two sides of the negative electrode main gate region; an insulating region is formed between the short positive electrode auxiliary gate and the long negative electrode auxiliary gate at intervals on two sides of the positive electrode main gate region; and the distance between the PAD point of the negative electrode main gate and the end points of the two ends of the short negative electrode auxiliary gate is 50-100um, and the distance between the PAD point of the positive electrode main gate and the end points of the two ends of the short positive electrode auxiliary gate is 50-100um, so that the short circuit caused by the connection between the positive electrode and the negative electrode auxiliary gate and the connection between the negative electrode and the positive electrode auxiliary gate due to the deviation of welding strips can be avoided, meanwhile, carriers in a breakpoint area can be collected by the short auxiliary gate, and the efficiency loss is reduced.
Preferably, solder paste with the width of 60-100um and the thickness of 5-10um is printed between the PAD point of the negative electrode main gate and the position right below the PAD point of the positive electrode main gate and the surface of the silicon wafer;
Solder paste with the thickness of 3-5um, the width of 10-30um and the length of 80-120um is printed between the PAD point of the negative electrode main grid, the position right below the PAD point of the positive electrode main grid and the auxiliary grid, and the purpose of the solder paste printing is to enhance the welding tension at the fine grid and improve the reliability of the assembly.
Preferably, the cathode main grid region is welded with a welding strip along the length direction thereof, and the anode main grid region is welded with a welding strip along the length direction thereof; and the welding band width is 60-100um and the thickness is 200-270um. The low-temperature conductive welding strip is paved at the middle position of the PAD point, the welding strip mainly comprises tin, lead, bismuth, silver and rare earth elements according to a certain proportion, the local heating uniformity of the laser spot welding is good, the welding is only carried out at the PAD point, the welding strip in the non-welding area has a telescopic space, the warping of a battery piece caused by single-sided welding can be greatly reduced, and the conduction EL imaging can be realized.
Preferably, the negative electrode main gate regions and the positive electrode main gate regions are alternately arranged along a second direction perpendicular to the first direction, and distances from the negative electrode main gate regions to adjacent two positive electrode main gate regions are equal.
The invention also provides a preparation method of the screen BC battery, which comprises the following steps:
step one, printing an auxiliary grid on the back surface of a silicon wafer;
Printing solder paste on a negative electrode main grid PAD point of a negative electrode main grid area of the silicon wafer and on a positive electrode main grid PAD point of a positive electrode main grid area; printing solder paste on all auxiliary grid positions right below the PAD point of the negative electrode main grid and the PAD point of the positive electrode main grid by using a steel mesh;
Step three, after the solder paste is dried, paving a welding strip right above a positive electrode main grid area and a negative electrode main grid area of the silicon wafer, pressing the welding strip by using a pressing net, and carrying out local rapid heating welding on a PAD point area by adopting a laser spot welding technology;
and fourthly, heating by a laminating machine to fuse the welding strip at the non-PAD point with the auxiliary grid to form alloy.
In the second step, the solder paste is dried by an infrared lamp tube heating furnace, wherein the drying temperature is 170-240 ℃ and the drying time is 15-60 seconds;
Preferably, in the third step, the laser spot welding technology is adopted to locally and rapidly heat and weld the PAD point area, the welding temperature is 200-240 ℃, the welding time is 1-3s, and the laser local spot welding can prevent welding warpage and hidden cracking.
Preferably, in the fourth step, the lamination temperature is set to 145-155 ℃, the lamination pressure is divided into three sections, the first section of pressure is 10-20kp and the holding time is 10-30s, the second section of pressure is 40-50kp and the holding time is 10-30s, the third section of pressure is 70-80kp and the holding time is 600-800s, and the lamination temperature and the lamination pressure are utilized in the lamination process to enable the low-temperature conductive welding strip and the auxiliary grid to form an alloy.
The beneficial effects are that:
the technical scheme of the invention has the following beneficial effects:
(1) By the design of the long and short auxiliary grids, a positive main grid region and a negative main grid region are respectively formed at the short positive auxiliary grid and the short negative auxiliary grid, and connecting wires are not printed in the main grid regions, so that silver paste can be saved.
(2) The distance between the PAD point of the negative electrode main gate and the end point of the short negative electrode auxiliary gate is 50-100um, the distance between the PAD point of the positive electrode main gate and the end point of the short positive electrode auxiliary gate is 50-100um, the short circuit caused by the connection between the positive electrode and the negative electrode auxiliary gate and the connection between the negative electrode and the positive electrode auxiliary gate due to the deviation of welding strips can be avoided, meanwhile, the short auxiliary gate can collect carriers in a breakpoint area, and the efficiency loss is reduced.
(3) The low-temperature conductive welding strip is paved at the middle position of the PAD point and is welded only at the PAD point, the welding strip in the non-welding area has a telescopic space, the warping of the battery piece caused by single-sided welding can be greatly reduced, and the conduction EL imaging can be realized.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings that are needed in the embodiments will be briefly described below, it being understood that the following drawings only illustrate some examples of the present invention and therefore should not be considered as limiting the scope, and other related drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a schematic diagram of a prior art back side structure of a BC battery;
FIG. 2 is a schematic view of the back side structure of a BC battery in accordance with the preferred embodiment of the present invention;
FIG. 3 is a flow chart of a preferred BC battery manufacturing process in accordance with the present invention.
In the figure, 1, a silicon wafer; 2. an auxiliary grid; 21. a positive electrode auxiliary grid; 211. a long positive electrode secondary grid; 212. short positive electrode secondary grid; 22. a negative electrode auxiliary grid; 221. a long negative electrode auxiliary grid; 222. short negative electrode auxiliary grid; 3. a negative electrode main gate region; 31. a negative electrode main grid PAD point; 4. a positive electrode main grid PAD point;
41. positive main gate PAD point.
Detailed Description
For the purpose of making the objects, technical solutions and advantages of the embodiments of the present invention more apparent, the technical solutions of the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention, and it is apparent that the described embodiments are some embodiments of the present invention, but not all embodiments. Thus, the following detailed description of the embodiments of the invention, as presented in the figures, is not intended to limit the scope of the invention, as claimed, but is merely representative of selected embodiments of the invention. All other embodiments, based on the embodiments of the invention, which are apparent to those of ordinary skill in the art without inventive faculty, are intended to be within the scope of the invention.
According to the invention, through the design of the long and short auxiliary grids, a positive main grid region and a negative main grid region are respectively formed on the short positive auxiliary grid and the short negative auxiliary grid, and no connecting line is printed on the main grid region, so that silver paste can be saved; meanwhile, due to the arrangement of the short positive electrode auxiliary grid and the short negative electrode auxiliary grid, poor welding short circuit can be prevented. The specific technical scheme is as follows:
As shown in fig. 2, a screen BC battery comprises a silicon wafer 1, and a plurality of rows of auxiliary grids 2 arranged on the back surface of the silicon wafer 1 in a first direction, wherein each row of auxiliary grids 2 is alternately provided with positive electrode auxiliary grids 21 and negative electrode auxiliary grids 22 which are arranged at intervals along the length direction; the positive electrode sub-gate 21 includes a long positive electrode sub-gate 211 and a short positive electrode sub-gate 212, and the negative electrode sub-gate 22 includes a long negative electrode sub-gate 221 and a short negative electrode sub-gate 222;
The auxiliary grid 2 in the same row consists of a long positive auxiliary grid 211 and a short negative auxiliary grid 222 or consists of a long negative auxiliary grid 221 and a short positive auxiliary grid 212; a long positive electrode auxiliary grid 211 and a long negative electrode auxiliary grid 221 are respectively arranged on the auxiliary grids 2 of two adjacent rows; all the short negative electrode auxiliary grids 222 are provided with more than one negative electrode main grid region 3 in the length direction of the auxiliary grid 2 and the long negative electrode auxiliary grids 221 at corresponding positions, and a plurality of short negative electrode auxiliary grids 222 on each negative electrode main grid region 3 are arranged along a first direction perpendicular to the length direction of the auxiliary grid 2; all the short positive electrode auxiliary grids 212 are formed with more than one positive electrode main grid region 4 in the length direction of the auxiliary grid 2 and the long positive electrode auxiliary grids 211 at corresponding positions, and a plurality of short positive electrode auxiliary grids 212 on each positive electrode main grid region 4 are arranged along the first direction; and the negative electrode main gate regions 3 and the positive electrode main gate regions 4 are alternately arranged in the length direction of the sub-gate 2.
Negative main gate PAD dots 31 are arranged in the first direction in the middle of the negative main gate region 3, and positive main gate PAD dots 41 are arranged in the first direction in the middle of the positive main gate region 4.
As a preferred embodiment, the width of the auxiliary grid 2 is 10-30um and the height is 10-15um.
The number of PAD points is at least 6, wherein 3 are respectively a negative electrode main grid PAD point 31 and a positive electrode main grid PAD point 41, the widths of the negative electrode main grid PAD point 31 and the positive electrode main grid PAD point 41 are 80-120um, the lengths are 60-80um, and the thicknesses are 3-10um; the heights of the negative electrode main gate PAD point 31 and the positive electrode main gate PAD point 41 are not lower than the height of the sub gate 2.
An insulating region 5 is formed between the short negative electrode auxiliary gate 222 and the long positive electrode auxiliary gate 211 at intervals on two sides of the negative electrode main gate region 3; an insulating region 5 is formed between the short positive electrode auxiliary gate 212 and the long negative electrode auxiliary gate 221 at intervals on two sides of the positive electrode main gate region 4; and the distance between the PAD point 31 of the negative electrode main gate and the PAD point 31 of the negative electrode main gate corresponds to the distance between the end points of the two ends of the short negative electrode auxiliary gate 222 by 50-100um, and the distance between the PAD point 41 of the positive electrode main gate and the PAD point 41 of the positive electrode auxiliary gate 212 by 50-100um, so that the short circuit caused by the connection between the positive electrode and the negative electrode auxiliary gate and the connection between the negative electrode and the positive electrode auxiliary gate due to the deviation of welding strips can be avoided, and meanwhile, the short auxiliary gate can collect carriers in the breakpoint area, thereby reducing the efficiency loss.
As a preferred embodiment, solder paste with a width of 60-100um and a thickness of 5-10um is printed between the PAD point 31 of the negative electrode main gate and the PAD point 41 of the positive electrode main gate and the surface of the silicon wafer 1;
Solder paste with the thickness of 3-5um, the width of 10-30um and the length of 80-120um is printed between the positive electrode main grid PAD point 31, the right lower part of the positive electrode main grid PAD point 41 and the auxiliary grid 2, and the purpose of the solder paste printing is to enhance the welding tension at the fine grid and improve the reliability of the assembly.
As a preferred embodiment, the cathode main gate region 3 is welded with a welding strip (not shown) along its length direction, and the anode main gate region 4 is welded with a welding strip along its length direction; and the welding band width is 60-100um and the thickness is 200-270um. The low-temperature conductive welding strip is paved at the middle position of the PAD point, the welding strip mainly comprises tin, lead, bismuth, silver and rare earth elements according to a certain proportion, the local heating uniformity of the laser spot welding is good, the welding is only carried out at the PAD point, the welding strip in the non-welding area has a telescopic space, the warping of a battery piece caused by single-sided welding can be greatly reduced, and the conduction EL imaging can be realized.
As a preferred embodiment, the negative electrode main gate regions 3 and the positive electrode main gate regions 4 are alternately arranged in a second direction perpendicular to the first direction, and distances from the negative electrode main gate regions 3 to adjacent two of the positive electrode main gate regions 4 are equal.
The embodiment also provides a preparation method of the screen BC battery, which comprises the following steps:
Step S101, printing an auxiliary grid on the back surface of a silicon wafer;
step S102, printing solder paste on a negative electrode main grid PAD point of a negative electrode main grid area and a positive electrode main grid PAD point of a positive electrode main grid area of a silicon wafer; printing solder paste on all auxiliary grid positions right below the PAD point of the negative electrode main grid and the PAD point of the positive electrode main grid by using a steel mesh;
step S103, after the solder paste is dried, paving a welding strip right above a positive electrode main grid area and a negative electrode main grid area of the silicon wafer, pressing the welding strip by using a pressing net, and carrying out local rapid heating welding on a PAD point area by adopting a laser spot welding technology;
And step S104, heating by using a laminating machine to fuse the welding strip at the non-PAD point and the auxiliary grid to form an alloy.
In the step S102, the solder paste is dried by an infrared lamp tube heating furnace, wherein the drying temperature is 170-240 ℃ and the drying time is 15-60S;
Preferably, in step S103, the laser spot welding technology is adopted to perform local rapid heating welding in the PAD point region, the welding temperature is 200-240 ℃, the welding time is 1-3S, and the laser local spot welding can prevent welding warpage and hidden cracking.
Preferably, in step S104, the lamination temperature is set to 145-155 ℃, the lamination pressure is divided into three sections, the first section of pressure is 10-20kp, the holding time is 10-30S, the second section of pressure is 40-50kp, the holding time is 10-30S, the third section of pressure is 70-80kp, and the holding time is 600-800S, and the lamination temperature and the pressure are utilized in the lamination process to enable the low-temperature conductive welding strip and the auxiliary grid to form an alloy.
The above description is only of the preferred embodiments of the present invention and is not intended to limit the present invention, and various modifications and variations may be made to the present invention by those skilled in the art. Any modification, equivalent replacement, improvement, etc. made within the spirit and principle of the present invention should be included in the protection scope of the present invention.

Claims (9)

1. The solar cell is characterized by comprising a silicon wafer and a plurality of rows of auxiliary grids arranged in the first direction on the back surface of the silicon wafer, wherein each row of auxiliary grids is alternately provided with positive electrode auxiliary grids and negative electrode auxiliary grids which are arranged at intervals along the length direction of the auxiliary grids; the positive electrode auxiliary grid comprises a long positive electrode auxiliary grid and a short positive electrode auxiliary grid, and the negative electrode auxiliary grid comprises a long negative electrode auxiliary grid and a short negative electrode auxiliary grid;
The auxiliary grids in the same row consist of a long anode auxiliary grid and a short cathode auxiliary grid, or consist of a long cathode auxiliary grid and a short anode auxiliary grid; a long positive electrode auxiliary grid and a long negative electrode auxiliary grid are respectively arranged on the auxiliary grids of two adjacent rows; all the short negative electrode auxiliary grids are provided with more than one negative electrode main grid region in the length direction of the auxiliary grid and the long negative electrode auxiliary grid at the corresponding position, and a plurality of short negative electrode auxiliary grids on each negative electrode main grid region are distributed along a first direction perpendicular to the length direction of the auxiliary grid; all the short positive electrode auxiliary grids are provided with more than one positive electrode main grid region in the length direction of the auxiliary grid and the long positive electrode auxiliary grids at corresponding positions, and a plurality of short positive electrode auxiliary grids on each positive electrode main grid region are distributed along a first direction; the negative electrode main gate regions and the positive electrode main gate regions are alternately arranged in the length direction of the auxiliary gate;
Negative main grid PAD points are distributed in the middle of the negative main grid region along the first direction, and positive main grid PAD points are distributed in the middle of the positive main grid region along the first direction;
The width of the negative electrode main grid PAD point and the positive electrode main grid PAD point is 80-120um, the length is 60-80um, and the thickness is 3-10um; the heights of the negative electrode main grid PAD point and the positive electrode main grid PAD point are not lower than the height of the auxiliary grid;
An insulating region is formed between the short negative electrode auxiliary gate and the long positive electrode auxiliary gate at intervals on two sides of the negative electrode main gate region; an insulating region is formed between the short positive electrode auxiliary gate and the long negative electrode auxiliary gate at intervals on two sides of the positive electrode main gate region; and the distance between the PAD point of the negative electrode main gate and the end point of the short negative electrode auxiliary gate is 50-100um, and the distance between the PAD point of the positive electrode main gate and the end point of the short positive electrode auxiliary gate is 50-100um.
2. A solar cell according to claim 1, wherein the sub-grid has a width of 10-30um and a height of 10-15um.
3. The solar cell according to claim 1, wherein solder paste with the width of 60-100um and the thickness of 5-10um is printed between the PAD point of the negative electrode main gate and the PAD point of the positive electrode main gate and the surface of the silicon wafer;
Solder paste with thickness of 3-5um, width of 10-30um and length of 80-120um is printed between the PAD point of the negative electrode main gate, the PAD point of the positive electrode main gate and the auxiliary gate.
4. The solar cell of claim 1, wherein the negative main grid region is welded with a solder strip along its length direction and the positive main grid region is welded with a solder strip along its length direction; and the welding band width is 60-100um and the thickness is 200-270um.
5. A solar cell according to claim 1, wherein the negative main gate regions and the positive main gate regions are alternately arranged in a second direction perpendicular to the first direction, and the distances from the negative main gate regions to adjacent two of the positive main gate regions are equal.
6. A method of manufacturing a solar cell according to any one of claims 1 to 5, comprising the steps of:
step one, printing an auxiliary grid on the back surface of a silicon wafer;
Printing solder paste on a negative electrode main grid PAD point of a negative electrode main grid area of the silicon wafer and on a positive electrode main grid PAD point of a positive electrode main grid area; printing solder paste on all auxiliary grid positions right below the PAD point of the negative electrode main grid and the PAD point of the positive electrode main grid by using a steel mesh;
Step three, after the solder paste is dried, paving a welding strip right above a positive electrode main grid area and a negative electrode main grid area of the silicon wafer, pressing the welding strip by using a pressing net, and carrying out local rapid heating welding on a PAD point area by adopting a laser spot welding technology;
and fourthly, heating by a laminating machine to fuse the welding strip at the non-PAD point with the auxiliary grid to form alloy.
7. The method of manufacturing a solar cell according to claim 6, wherein in the second step, the solder paste is dried by an infrared lamp tube heating furnace at 170-240 ℃ for 15-60s.
8. The method for manufacturing a solar cell according to claim 6, wherein in the third step, a laser spot welding technology is adopted to perform local rapid heating welding in a PAD point area, the welding temperature is 200-240 ℃, and the welding time is 1-3s.
9. The method according to claim 6, wherein in the fourth step, the lamination temperature is set to 145-155 ℃, the lamination pressure is divided into three steps, the first step is 10-20kp, the holding time is 10-30s, the second step is 40-50kp, the holding time is 10-30s, the third step is 70-80kp, and the holding time is 600-800s.
CN202311167535.3A 2023-09-11 2023-09-11 Solar cell and preparation method thereof Active CN117199152B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202311167535.3A CN117199152B (en) 2023-09-11 2023-09-11 Solar cell and preparation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202311167535.3A CN117199152B (en) 2023-09-11 2023-09-11 Solar cell and preparation method thereof

Publications (2)

Publication Number Publication Date
CN117199152A CN117199152A (en) 2023-12-08
CN117199152B true CN117199152B (en) 2024-06-04

Family

ID=88999374

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202311167535.3A Active CN117199152B (en) 2023-09-11 2023-09-11 Solar cell and preparation method thereof

Country Status (1)

Country Link
CN (1) CN117199152B (en)

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0942484A1 (en) * 1998-03-10 1999-09-15 Sony Corporation Nonaqueous-electrolyte secondary battery
CN103594533A (en) * 2013-11-26 2014-02-19 合肥海润光伏科技有限公司 Back-contact back-junction solar battery three-dimension electrode and manufacturing method thereof
JP2014107146A (en) * 2012-11-28 2014-06-09 Toyota Industries Corp Electricity storage device
JP2014207205A (en) * 2013-04-16 2014-10-30 株式会社リチウムエナジージャパン Electricity storage element, power-supply module, and method for manufacturing electricity storage element
CN104465868A (en) * 2014-11-21 2015-03-25 广东爱康太阳能科技有限公司 Crystalline silicon solar cell and preparing method thereof
JP2015133246A (en) * 2014-01-14 2015-07-23 日立マクセル株式会社 battery
JP2016091827A (en) * 2014-11-05 2016-05-23 株式会社東芝 Battery pack
CN106328732A (en) * 2016-11-08 2017-01-11 刘锋 Novel solar cell
JP2017033662A (en) * 2015-07-29 2017-02-09 株式会社Gsユアサ Lead storage battery
EP3198655A1 (en) * 2014-10-31 2017-08-02 BYD Company Limited Solar cell array, solar cell module and manufacturing method thereof
WO2018157498A1 (en) * 2017-03-03 2018-09-07 广东爱康太阳能科技有限公司 P-type perc double-sided solar cell and module and system thereof, and preparation method therefor
CN112234109A (en) * 2020-11-06 2021-01-15 通威太阳能(安徽)有限公司 Solar cell, front electrode thereof, preparation method and application
CN112635586A (en) * 2020-12-30 2021-04-09 通威太阳能(成都)有限公司 Efficient high-reliability PERC solar cell, front electrode thereof and manufacturing method
CN112993060A (en) * 2019-12-12 2021-06-18 陈春波 Novel solar cell
CN113471307A (en) * 2021-07-27 2021-10-01 普乐新能源科技(徐州)有限公司 Electrode pattern structure of IBC solar cell
WO2021232715A1 (en) * 2020-05-21 2021-11-25 晶澳太阳能有限公司 Back-contact solar cell module and preparation method
CN216671645U (en) * 2021-10-27 2022-06-03 通威太阳能(眉山)有限公司 Non-equidistant crystalline silicon solar cell and front electrode and auxiliary grid structure thereof
CN115064603A (en) * 2022-01-21 2022-09-16 江西中弘晶能科技有限公司 Method for designing step-by-step printing pattern

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7150813B2 (en) * 2003-06-12 2006-12-19 Palo Alto Research Center Incorporated Isoelectric focusing (IEF) of proteins with sequential and oppositely directed traveling waves in gel electrophoresis
JP4179943B2 (en) * 2003-08-04 2008-11-12 三洋電機株式会社 Cylindrical alkaline storage battery
KR101002398B1 (en) * 2009-01-19 2010-12-21 (주)다이솔티모 Dye-Sensitized Solar Cell Module with mixed type of series and parallel

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0942484A1 (en) * 1998-03-10 1999-09-15 Sony Corporation Nonaqueous-electrolyte secondary battery
JP2014107146A (en) * 2012-11-28 2014-06-09 Toyota Industries Corp Electricity storage device
JP2014207205A (en) * 2013-04-16 2014-10-30 株式会社リチウムエナジージャパン Electricity storage element, power-supply module, and method for manufacturing electricity storage element
CN103594533A (en) * 2013-11-26 2014-02-19 合肥海润光伏科技有限公司 Back-contact back-junction solar battery three-dimension electrode and manufacturing method thereof
JP2015133246A (en) * 2014-01-14 2015-07-23 日立マクセル株式会社 battery
EP3198655A1 (en) * 2014-10-31 2017-08-02 BYD Company Limited Solar cell array, solar cell module and manufacturing method thereof
JP2016091827A (en) * 2014-11-05 2016-05-23 株式会社東芝 Battery pack
CN104465868A (en) * 2014-11-21 2015-03-25 广东爱康太阳能科技有限公司 Crystalline silicon solar cell and preparing method thereof
JP2017033662A (en) * 2015-07-29 2017-02-09 株式会社Gsユアサ Lead storage battery
CN106328732A (en) * 2016-11-08 2017-01-11 刘锋 Novel solar cell
WO2018157498A1 (en) * 2017-03-03 2018-09-07 广东爱康太阳能科技有限公司 P-type perc double-sided solar cell and module and system thereof, and preparation method therefor
CN112993060A (en) * 2019-12-12 2021-06-18 陈春波 Novel solar cell
WO2021232715A1 (en) * 2020-05-21 2021-11-25 晶澳太阳能有限公司 Back-contact solar cell module and preparation method
CN112234109A (en) * 2020-11-06 2021-01-15 通威太阳能(安徽)有限公司 Solar cell, front electrode thereof, preparation method and application
CN112635586A (en) * 2020-12-30 2021-04-09 通威太阳能(成都)有限公司 Efficient high-reliability PERC solar cell, front electrode thereof and manufacturing method
CN113471307A (en) * 2021-07-27 2021-10-01 普乐新能源科技(徐州)有限公司 Electrode pattern structure of IBC solar cell
CN216671645U (en) * 2021-10-27 2022-06-03 通威太阳能(眉山)有限公司 Non-equidistant crystalline silicon solar cell and front electrode and auxiliary grid structure thereof
CN115064603A (en) * 2022-01-21 2022-09-16 江西中弘晶能科技有限公司 Method for designing step-by-step printing pattern

Also Published As

Publication number Publication date
CN117199152A (en) 2023-12-08

Similar Documents

Publication Publication Date Title
WO2022143352A1 (en) Solar cell and front electrode thereof, and manufacturing method
US11183606B2 (en) Method for fabricating a solar module of rear contact solar cells using linear ribbon-type connector strips and respective solar module
JP2018500775A (en) Non-main grid high-efficiency back contact solar cell, assembly and manufacturing process thereof
JP3220955U (en) Solar cell unit and method of manufacturing the same, assembly, system
CN210200746U (en) Main-grid-free solar cell and main-grid-free solar photovoltaic module
CN114068734A (en) Manufacturing method of photovoltaic cell assembly
CN115732577B (en) Photovoltaic cell and photovoltaic module
CN217280809U (en) No main grid photovoltaic module with film
CN114864721A (en) Main-grid-free photovoltaic module, preparation method thereof and welding strip welding method
CN108987510B (en) Grid-shaped single-sided direct-connection solar cell module and preparation method thereof
CN215183994U (en) Back contact solar cell, electrode thereof and photovoltaic module
US20230327035A1 (en) Interconnection piece and solar cell assembly
CN117199152B (en) Solar cell and preparation method thereof
CN221080027U (en) Solar cell
CN220253256U (en) Main grid-free battery piece, main grid-free battery string and photovoltaic module
CN115579407B (en) Electrode structure, back contact solar cell, cell module and photovoltaic system
KR20190032584A (en) Solar cell module
KR20240001688A (en) Photovoltaic module
CN115832076A (en) Electrode structure of back contact solar cell, assembly of cell and photovoltaic system
CN113497159A (en) Solar cell piece for coplanar interconnection and solar cell string
CN213583811U (en) Efficient high-reliability PERC solar cell and front electrode thereof
CN209785947U (en) MWT solar cell, cell string and cell module
JP2014075532A (en) Solar cell module
CN214672636U (en) Solar cell piece for coplanar interconnection and solar cell string
CN112993072A (en) PERC double-sided battery and manufacturing method thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant