CN117118882B - Signal monitoring device of high-speed serial bus - Google Patents

Signal monitoring device of high-speed serial bus Download PDF

Info

Publication number
CN117118882B
CN117118882B CN202311372792.0A CN202311372792A CN117118882B CN 117118882 B CN117118882 B CN 117118882B CN 202311372792 A CN202311372792 A CN 202311372792A CN 117118882 B CN117118882 B CN 117118882B
Authority
CN
China
Prior art keywords
signal
serial bus
speed serial
output
network
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202311372792.0A
Other languages
Chinese (zh)
Other versions
CN117118882A (en
Inventor
黄炳
房亮
赵志勇
杨丽丽
赵金强
杨旭
杨遇溪
耿玉肖
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Tasson Science and Technology Co Ltd
Original Assignee
Beijing Tasson Science and Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Tasson Science and Technology Co Ltd filed Critical Beijing Tasson Science and Technology Co Ltd
Priority to CN202311372792.0A priority Critical patent/CN117118882B/en
Publication of CN117118882A publication Critical patent/CN117118882A/en
Application granted granted Critical
Publication of CN117118882B publication Critical patent/CN117118882B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing data switching networks
    • H04L43/50—Testing arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L12/40006—Architecture of a communication node
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L12/40006—Architecture of a communication node
    • H04L12/40013—Details regarding a bus controller

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Small-Scale Networks (AREA)

Abstract

The invention provides a signal monitoring device of a high-speed serial bus, which relates to the technical field of data transmission, wherein the device comprises: the system comprises a high-speed serial bus, a master control node, network monitoring, M directional couplers, M network terminals and terminal resistors, wherein the master control node, the M directional couplers and the terminal resistors are connected with the high-speed serial bus, each directional coupler is connected with one network terminal, and the master control node is connected with the network monitoring; the main control node is used for controlling a signal transmission path in the main control node and monitoring and outputting a target signal to the network based on the signal transmission path; and the network monitoring is used for monitoring signals transmitted by the main control node or at least one network terminal on the high-speed serial bus based on the target signals. By the device, the network monitoring can monitor the signal transmitted by the main control node or at least one network terminal on the high-speed serial bus based on the target signal.

Description

Signal monitoring device of high-speed serial bus
Technical Field
The present invention relates to the field of data transmission technologies, and in particular, to a signal monitoring device for a high-speed serial bus.
Background
High-speed serial buses have a higher data transfer rate, better signal integrity, and a more compact design.
However, in the process of transmitting signals through the high-speed serial bus, the signals transmitted through the high-speed serial bus cannot be well monitored and the transmission data cannot be recorded.
Therefore, how to monitor the data sent and received on the high-speed serial bus is a current urgent problem to be solved.
Disclosure of Invention
Aiming at the problems existing in the prior art, the embodiment of the invention provides a signal monitoring device of a high-speed serial bus.
The invention provides a signal monitoring device of a high-speed serial bus, comprising: the system comprises a high-speed serial bus, a master control node, network monitoring, M directional couplers, M network terminals and a terminal resistor, wherein the master control node, the M directional couplers and the terminal resistor are connected with the high-speed serial bus, each directional coupler is connected with one network terminal, and the master control node is connected with the network monitoring;
the main control node is used for controlling a signal transmission path in the main control node and monitoring and outputting a target signal to the network based on the signal transmission path;
the network monitoring is used for monitoring signals transmitted by the main control node or at least one network terminal on the high-speed serial bus based on the target signals.
Optionally, the master control node includes a protocol processing module U1, a first driving module U2, a second driving module U3, a physical layer driving module U4, and a selector module U5;
the protocol processing module U1 is configured to output a first signal and a second signal to the second driving module U3, and output a single-ended signal to the physical layer driving module U4 and the selector module U5; the first signal and the second signal are a group of differential signals, and the single-ended signal is a single-ended signal of a low-voltage complementary metal oxide semiconductor (LVCMOS) level;
the second driving module U3 is configured to output a third signal and a fourth signal to the physical layer driving module U4 and output a fifth signal and a sixth signal to the selector module U5 after receiving the first signal and the second signal; the third signal and the fourth signal are a group of differential signals, and the fifth signal and the sixth signal are a group of differential signals;
the physical layer driving module U4 is configured to output the third signal and the fourth signal to the high-speed serial bus after receiving the third signal and the fourth signal;
or, after receiving the single-ended signal, and in the case of receiving a signal from the high-speed serial bus, outputting a seventh signal and an eighth signal to the first driving module U2; the seventh signal and the eighth signal are a set of differential signals;
the first driving module U2 is configured to output a ninth signal and a tenth signal to the protocol processing module U1 and output an eleventh signal and a twelfth signal to the selector module U5 after receiving the seventh signal and the eighth signal; the ninth signal and the tenth signal are a set of differential signals, and the eleventh signal and the twelfth signal are a set of differential signals;
the selector module U5 is configured to monitor and send a first target signal or a second target signal to the network; the first target signal is obtained based on the fifth signal and the sixth signal, and the second target signal is obtained based on the eleventh signal and the twelfth signal.
Optionally, in the case that the single-ended signal output by the protocol processing module U1 is a low-level signal, the first signal and the second signal are valid data signals;
in the case where the single-ended signal output by the protocol processing module U1 is a high-level signal, the first signal and the second signal are invalid data signals.
Optionally, the second driving module U3 is further configured to:
when the single-ended signal is a low-level signal, the third signal and the fourth signal are output to the physical layer driving module U4 and the fifth signal and the sixth signal are output to the selector module U5 after the first signal and the second signal are received.
Optionally, the physical layer driving module U4 is further configured to:
the seventh signal and the eighth signal are output to the first driving module U2 after receiving the single-ended signal and when receiving a signal from the high-speed serial bus in a case where the single-ended signal is at a high level.
Optionally, the selector module U5 is further configured to:
transmitting the first target signal to the network monitoring under the condition that the single-ended signal is at a low level;
and sending the second target signal to the network monitoring under the condition that the single-ended signal is high level.
Optionally, the selector module U5 is further configured to:
under the condition that the single-ended signal is in a low level, connecting a first pin with a signal output end pin, and disconnecting a second pin from the signal output end pin;
under the condition that the single-ended signal is in a low level, the second pin is connected with a signal output end pin, and the connection between the first pin and the signal output end pin is disconnected;
the first pin is a pin for receiving the fifth signal and the sixth signal, and the second pin is a pin for receiving the eleventh signal and the twelfth signal.
Optionally, the network monitoring is further configured to:
receiving the first target signal from the output of the selector module U5;
and monitoring signals sent to the high-speed serial bus by the main control node based on the first target signal.
Optionally, the network monitoring is further configured to:
receiving the second target signal from the output of the selector module U5;
and monitoring signals sent to the high-speed serial bus by at least one network terminal based on the second target signal.
Optionally, the characteristic impedance of the first, second, third, fourth, fifth, sixth, seventh, eighth, ninth, tenth, eleventh, and twelfth signals is 90To 110->。
The invention provides a signal monitoring device of a high-speed serial bus, which comprises the high-speed serial bus, a main control node, network monitoring, M directional couplers, M network terminals and terminal resistors, wherein the main control node, the M directional couplers and the terminal resistors are connected with the high-speed serial bus, each directional coupler is connected with one network terminal, and the main control node is connected with the network monitoring; in the device, the signal transmission path in the main control node is controlled by the main control node, and the target signal is output to the network monitoring based on the signal transmission path, so that the network monitoring can monitor the signal sent or received by the main control node or at least one network terminal on the high-speed serial bus based on the target signal for reflecting the signal transmission path.
Drawings
In order to more clearly illustrate the invention or the technical solutions of the prior art, the following description will briefly explain the drawings used in the embodiments or the description of the prior art, and it is obvious that the drawings in the following description are some embodiments of the invention, and other drawings can be obtained according to the drawings without inventive effort for a person skilled in the art.
FIG. 1 is a schematic diagram of a prior art MIL-STD-1553B bus;
FIG. 2 is a prior art topology of a high speed serial bus;
FIG. 3 is a schematic diagram of typical S-parameter characteristics of a directional coupler;
FIG. 4 is a topology diagram of a signal monitoring device for a high-speed serial bus provided by the present invention;
fig. 5 is a schematic structural diagram of a master node and network monitoring according to an embodiment of the present invention.
Detailed Description
For the purpose of making the objects, technical solutions and advantages of the present invention more apparent, the technical solutions of the present invention will be clearly and completely described below with reference to the accompanying drawings, and it is apparent that the described embodiments are some embodiments of the present invention, not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
In order to facilitate a clearer understanding of the various embodiments of the present application, some relevant knowledge will be presented first.
In the existing MILs-STD-1553B bus, there are BC network controllers, RM network monitors, couplers, RT1 network terminals, and RTn network terminals, the connection relationship between them is shown in fig. 1, and fig. 1 is a schematic structural diagram of the MILs-STD-1553B bus in the prior art.
The RM network monitor in fig. 1 may monitor signals transmitted by BC network controllers and RT1 network terminals, an RTn network terminal over an MIL-STD-1553B bus.
Fig. 2 is a topology of a high-speed serial bus in the prior art. The high-speed serial bus is composed of a master node, a slave node 1, a slave node M, a cable, and a directional coupler.
In fig. 1, the omni-directional coupler is used, so that the data received and transmitted by the BC network controller and the RT1-RTn network terminal can be monitored and recorded by the RM network monitor. In contrast to the scheme of fig. 1, the slave nodes 1-M of the scheme of fig. 2 can only take the role of network terminals, but cannot take the role of network monitoring (hereinafter referred to as NM). The reasons are as follows:
1) The scheme of fig. 2 uses a directional coupler. The directional coupler has the characteristics that the isolation between the signal input by the output port 2 and the coupled output port 3 is large, and the isolation between the signal input by the input port 1 and the coupled output port 3 is small. Namely, the slave node can only receive the information sent by the master control node, but can not receive the information input by the output port 2 of the corresponding directional coupler; fig. 3 is a schematic diagram of typical S-parameter characteristics of a directional coupler.
2) The scheme of fig. 1 using an omni-directional coupler is not suitable for use with high speed serial buses. Because the high-speed bus data rate is not less than 1.0Gbps, which is 1000 times the MILs-STD-1553B bus rate of 1Mbps, the branch cable length cannot exceed 6 millimeters if an omni-directional coupler is used. This does not meet engineering utility requirements.
In summary, in order to solve the problem that data sent and received by a master node and any slave node on a high-speed serial bus can be monitored by a network monitoring NM, the present invention provides a signal monitoring device for a high-speed serial bus.
The following describes a signal monitoring device for a high-speed serial bus according to the present invention with reference to fig. 4 to 5. Fig. 4 is a topology diagram of a signal monitoring device for a high-speed serial bus according to the present invention.
Referring to fig. 4, a signal monitoring apparatus of a high-speed serial bus includes: the network monitoring device comprises a high-speed serial bus, a master control node, network monitoring, M directional couplers, M network terminals and a terminal resistor, wherein the master control node, the M directional couplers and the terminal resistor Rd are connected with the high-speed serial bus, each directional coupler is connected with one network terminal, and the master control node is connected with the network monitoring NM;
the main control node is used for controlling a signal transmission path in the main control node and monitoring and outputting a target signal to the network based on the signal transmission path;
the network monitoring is used for monitoring signals transmitted by the main control node or at least one network terminal on the high-speed serial bus based on the target signals.
In the embodiment of the invention, the network monitoring NM and the main control node are arranged at the same position.
The high speed serial bus may be SATA, PCIE, USB3.0 and fiber-based high speed serial buses AFDX, FC, etc., for example. The high-speed serial bus in the embodiment of the invention is a bus formed by a single cable, wherein the single cable refers to a cable formed by 2 conductors, such as an identical cable, and comprises 1 core and 1 layer of outer layer.
Each directional coupler comprises an input port 1, an output port 2 and a coupled output port 3, wherein the coupled output port 3 is connected with a network terminal.
The signal monitoring device of the high-speed serial bus provided by the invention controls the signal transmission path in the main control node through the main control node, and outputs the target signal to the network monitoring based on the signal transmission path, so that the network monitoring can monitor the signal sent or received by the main control node or at least one network terminal on the high-speed serial bus based on the target signal for reflecting the signal transmission path.
Referring to fig. 5, fig. 5 is a schematic structural diagram of a master node and network monitoring according to an embodiment of the present invention. Optionally, the master control node includes a protocol processing module U1, a first driving module U2, a second driving module U3, a physical layer driving module U4, and a selector module U5;
a) The protocol processing module U1 is configured to output a first signal nc_txp and a second signal nc_txn to the second driving module U3, and output a single-ended signal tx_dis to the physical layer driving module U4 and the selector module U5; the first signal nc_txp and the second signal nc_txn are a set of differential signals, and the single-ended signal is a Low Voltage Complementary Metal Oxide Semiconductor (LVCMOS) level single-ended signal.
Optionally, the characteristic impedance of the first signal nc_txp and the second signal nc_txn is 10010%, i.e. 90-110/>。
Optionally, in the case that the single-ended signal tx_dis output by the protocol processing module U1 is a low level signal, the first signal nc_txp and the second signal nc_txn are valid data signals;
in the case where the single-ended signal tx_dis output by the protocol processing module U1 is a high level signal, the first signal nc_txp and the second signal nc_txn are invalid data signals.
b) The second driving module U3 is configured to output a third signal TXP and a fourth signal TXN to the physical layer driving module U4 and output a fifth signal nm2_rxp and a sixth signal nm2_rxn to the selector module U5 after receiving the first signal nc_txp and the second signal nc_txn; the third signal TXP and the fourth signal TXN are a set of differential signals, and the fifth signal nm2_rxp and the sixth signal nm2_rxn are a set of differential signals.
Optionally, the characteristic impedance of the third signal NC_TXP, the fourth signal NC_TXN, the fifth signal NM2_RXP and the sixth signal NM2_RXN is 10010%, i.e. 90->-110/>。
Optionally, the second driving module U3 is further configured to:
in the case where the single-ended signal tx_dis is a low level signal, after receiving the first signal nc_txp and the second signal nc_txn, the third signal TXP and the fourth signal TXN are output to the physical layer driving module U4, and the fifth signal nm2_rxp and the sixth signal nm2_rxn are output to the selector module U5.
c) The physical layer driving module U4 is configured to output the third signal TXP and the fourth signal TXN to the high-speed serial bus after receiving the third signal TXP and the fourth signal TXN;
or, the physical layer driving module U4 is configured to output a seventh signal eq_rxp and an eighth signal eq_rxn to the first driving module U2 after receiving the single-ended signal tx_dis and when receiving a signal from the high-speed serial bus; the seventh signal eq_rxp and the eighth signal eq_rxn are a set of differential signals.
Optionally, the characteristic impedance of the seventh signal EQ_RXP and the eighth signal EQ_RXN is 10010%, i.e. 90->-110/>。
Optionally, the physical layer driving module U4 is further configured to:
in the case where the single-ended signal tx_dis is at a high level, the seventh signal eq_rxp and the eighth signal eq_rxn are output to the first driving module U2 after the single-ended signal tx_dis is received and in the case where a signal from the high-speed serial bus is received.
d) The first driving module U2 is configured to output a ninth signal nc_rxp and a tenth signal nc_rxn to the protocol processing module U1 and output an eleventh signal nm1_rxp and a twelfth signal nm1_rxn to the selector module U5 after receiving the seventh signal eq_rxp and the eighth signal eq_rxn; the ninth signal nc_rxp and the tenth signal nc_rxn are a set of differential signals, and the eleventh signal nm1_rxp and the twelfth signal nm1_rxn are a set of differential signals.
Optionally, the characteristic impedance of the ninth signal NC_RXP, the tenth signal NC_RXN, the eleventh signal NM1_RXP and the twelfth signal NM1_RXN is 10010%, i.e. 90->-110/>。
e) The selector module U5 is configured to send a first target signal or a second target signal to the network monitoring NM; the first target signal is obtained based on the fifth signal nm2_rxp and the sixth signal nm2_rxn, and the second target signal is obtained based on the eleventh signal nm1_rxp and the twelfth signal nm1_rxn.
In the embodiment of the present invention, the first target signal or the second target signal may be represented by NM_RXP and NM_RXN, wherein NM_RXP and NM_RXN are a group of differential signals, and the characteristic impedance is 10010%, i.e. 90->-110/>。
When the selector module U5 outputs the first target signal or the second target signal to the network monitoring NM, the protocol processing module U6 in the network monitoring NM receives the first target signal or the second target signal from the selector module.
Optionally, the selector module U5 is further configured to:
transmitting the first target signal to the network monitor NM in case that the single-ended signal tx_dis is low;
and in the case that the single-ended signal TX_DIS is high, transmitting the second target signal to the network monitoring NM.
Optionally, the selector module U5 is further configured to:
under the condition that the single-ended signal TX_DIS is at a low level, connecting a first pin with a signal output end pin, and disconnecting a second pin from the signal output end pin;
under the condition that the single-ended signal TX_DIS is in a low level, connecting the second pin with a signal output end pin, and disconnecting the first pin from the signal output end pin;
wherein the first pin is a pin for receiving the fifth signal nm2_rxp and the sixth signal nm2_rxn, and the second pin is a pin for receiving the eleventh signal nm1_rxp and the twelfth signal nm1_rxn.
Optionally, the network monitors NM, further for:
receiving the first target signal from the output of the selector module U5;
and monitoring signals sent to the high-speed serial bus by the main control node based on the first target signal.
Optionally, the network monitors NM, further for:
receiving the second target signal from the output of the selector module U5;
and monitoring signals sent to the high-speed serial bus by at least one network terminal based on the second target signal.
In order to more clearly describe the signal monitoring device of the high-speed serial bus provided by the invention, the signal monitoring device of the high-speed serial bus is further described below with reference to the specific embodiment. Fig. 5 is a schematic structural diagram of a master node and network monitoring provided by an embodiment of the present invention, and see fig. 5 for a schematic structural diagram:
1. the protocol processing module U1 is capable of outputting nc_txp, nc_txn, and tx_dis signals. Wherein the NC_TXP and NC_TXN signals are a set of differential signals with a characteristic impedance of 100±10%。
The tx_dis signal is a single-ended signal of the LVCMOS level; when the tx_dis outputs a low level, the nc_txp and nc_txn signals output valid data signals; when the tx_dis outputs a high level, the nc_txp and nc_txn signals output invalid data signals.
2. The protocol processing module U1 is capable of receiving nc_rxp and nc_rxn signals. Wherein the NC_RXP and NC_RXN signals are a set of differencesA split signal with a characteristic impedance of 100±10%。
3. The first driving module (also called 1 driving 2 module) U2 is capable of receiving eq_rxp, eq_rxn signals; the second driver module (also known as the 1-driver-2 module U3) is capable of receiving nc_txp, nc_txn signals.
Wherein the EQ_RXP and EQ_RXN signals are a group of differential signals with a characteristic impedance of 10010%; the NC_TXP and NC_TXN signals are a set of differential signals with a characteristic impedance of 100 +.>±10%。
4. The 1-drive-2 module U2 is capable of transmitting the nm1_rxp, nm1_rxn, nc_rxp, and nc_rxn signals. Wherein the NM1_RXP and NM1_RXN sum signals are a group of differential signals, and the characteristic impedance is 10010%; the NC_RXP and NC_RXN signals are a group of differential signals with a characteristic impedance of 100 +.>±10%。
The 1-drive-2 module U3 is capable of sending TXP, TXN, NM2_rxp and nm2_rxn signals. Wherein the TXP and TXN signals are a set of differential signals having a characteristic impedance of 10010%; the NM2_RXP and NM2_RXN signals are a group of differential signals, and the characteristic impedance is 100 + ->±10%；
5. The physical layer driver module U4 is capable of receiving TX DIS, TXP, and TXN signals. When tx_dis is at high level, the physical layer driving module outputs eq_rxp and eq_rxn signals after receiving the signals on the bus. When tx_dis is low, the physical layer driver module receives the TXP and TXN signals,signals are sent onto the bus. TXP and TXN signals are a group of differential signals with characteristic impedance of 100±10%。
6. The physical layer driver module U4 is capable of transmitting eq_rxp and eq_rxn signals. The EQ_RXP and EQ_RXN signals are a group of differential signals with a characteristic impedance of 100±10%。
7. The selector module U5 is capable of receiving the nm1_rxp, nm1_rxn, nm2_rxp, nm2_rxn, and tx_dis signals. Wherein when TX_DIS is high, the selector module U5 connects signals of pins 1 and 2 to pins 6 and 7, and is disconnected otherwise;
when tx_dis is low, the selector module U5 connects the signals of pins 4 and 3 to pins 6 and 7, and vice versa.
8. The protocol processing module U6 of the network monitoring NM is able to receive the nm_rxp and nm_rxn signals. The NM_RXP and NM_RXN signals are a group of differential signals, and the characteristic impedance is 100±10%。
The following describes a method for monitoring signals of a high-speed serial bus in combination with a specific application scenario and a device for monitoring signals of a high-speed serial bus.
1. At time t0, the network monitor NM is powered on first. After NM works normally, the main control node is electrified again, and at the moment, the moment is t 1. It should be noted that the power-on time of the network terminal 1-M is not limited, and may be any time.
2. After the main control node is powered on and works, the protocol processing module U1 defaults to outputting TX_DIS to be low level.
U1 sends signals to other network terminals on the bus through NC_TXP and NC_TXN, and the signals are expanded into 2 paths of signals through a 1-drive-2 module U3: one path of TXP and TXN signals are sent to U4 and finally output to a bus; the other paths NM2_RXP and NM2_RXN are sent to a protocol processing module U6 of the network monitoring NM through a U5 selector.
Through the process, the monitoring of the signal sent by the main control node is completed; at this time, time t 2. It should be noted that, the master control node and the network terminal are in a master-slave communication mode, that is, all network communication is initiated by the master control node.
3. After time t2, the protocol processing module U1 of the master node outputs tx_dis as a high level.
4. After receiving the command or data sent by the master node, the network terminal 1-M only responds to the master node and sends the data or status to the master node. At this time, time t 3.
5. After time t3, the physical layer driving module U4 of the master node receives an input signal from the bus, and expands the signal processed by the eq_rxp and eq_rxn signals into 2 paths of signals by U2: one path of NC_RXP and NC_RXN signals are sent to a protocol processing module U1; the other paths NM1_RXP and NM1_RXN are transmitted to a protocol processing module U6 of the network monitoring NM through a selector module U5.
The above process completes the monitoring of the signal sent by the network terminal; at this time, time t4.
6. In the (t 2, t 4) section, tx_dis of the master node is at a high level.
7. After time t4, the master node protocol processing module U1 defaults to outputting tx_dis as low level.
The above time t0< t1< t2< t3< t4.
In the process, the master control node realizes the control of the signal transmission path in the master control node by performing high-low level conversion on the TX_DIS signal. And outputting a target signal to the network monitoring based on the signal transmission path, so that the network monitoring can monitor signals sent or received by the main control node or at least one network terminal on the high-speed serial bus based on the target signal reflecting the signal transmission path.
Finally, it should be noted that: the above embodiments are only for illustrating the technical solution of the present invention, and are not limiting; although the invention has been described in detail with reference to the foregoing embodiments, it will be understood by those of ordinary skill in the art that: the technical scheme described in the foregoing embodiments can be modified or some technical features thereof can be replaced by equivalents; such modifications and substitutions do not depart from the spirit and scope of the technical solutions of the embodiments of the present invention.

Claims (9)

1. A signal monitoring device for a high-speed serial bus, comprising: the system comprises a high-speed serial bus, a master control node, network monitoring, M directional couplers, M network terminals and a terminal resistor, wherein the master control node, the M directional couplers and the terminal resistor are connected with the high-speed serial bus, each directional coupler is connected with one network terminal, and the master control node is connected with the network monitoring;
the main control node is used for controlling a signal transmission path in the main control node and monitoring and outputting a target signal to the network based on the signal transmission path;
the network monitoring is used for monitoring signals transmitted by the main control node or at least one network terminal on the high-speed serial bus based on the target signals;
the main control node comprises a protocol processing module U1, a first driving module U2, a second driving module U3, a physical layer driving module U4 and a selector module U5;
the protocol processing module U1 is configured to output a first signal and a second signal to the second driving module U3, and output a single-ended signal to the physical layer driving module U4 and the selector module U5; the first signal and the second signal are a group of differential signals, and the single-ended signal is a single-ended signal of a low-voltage complementary metal oxide semiconductor (LVCMOS) level;
the second driving module U3 is configured to output a third signal and a fourth signal to the physical layer driving module U4 and output a fifth signal and a sixth signal to the selector module U5 after receiving the first signal and the second signal; the third signal and the fourth signal are a group of differential signals, and the fifth signal and the sixth signal are a group of differential signals;
the physical layer driving module U4 is configured to output the third signal and the fourth signal to the high-speed serial bus after receiving the third signal and the fourth signal;
or, after receiving the single-ended signal, and in the case of receiving a signal from the high-speed serial bus, outputting a seventh signal and an eighth signal to the first driving module U2; the seventh signal and the eighth signal are a set of differential signals;
the first driving module U2 is configured to output a ninth signal and a tenth signal to the protocol processing module U1 and output an eleventh signal and a twelfth signal to the selector module U5 after receiving the seventh signal and the eighth signal; the ninth signal and the tenth signal are a set of differential signals, and the eleventh signal and the twelfth signal are a set of differential signals;
the selector module U5 is configured to monitor and send a first target signal or a second target signal to the network; the first target signal is obtained based on the fifth signal and the sixth signal, and the second target signal is obtained based on the eleventh signal and the twelfth signal.
2. The signal monitoring device of claim 1, wherein the first signal and the second signal are valid data signals when the single-ended signal output by the protocol processing module U1 is a low level signal;
in the case where the single-ended signal output by the protocol processing module U1 is a high-level signal, the first signal and the second signal are invalid data signals.
3. The signal monitoring device of a high-speed serial bus according to claim 2, wherein the second driving module U3 is configured to:
when the single-ended signal is a low-level signal, the third signal and the fourth signal are output to the physical layer driving module U4 and the fifth signal and the sixth signal are output to the selector module U5 after the first signal and the second signal are received.
4. The signal monitoring device of the high-speed serial bus according to claim 2, wherein the physical layer driving module U4 is configured to:
the seventh signal and the eighth signal are output to the first driving module U2 after receiving the single-ended signal and when receiving a signal from the high-speed serial bus in a case where the single-ended signal is at a high level.
5. The signal monitoring device of a high-speed serial bus according to claim 2, wherein the selector module U5 is configured to:
transmitting the first target signal to the network monitoring under the condition that the single-ended signal is at a low level;
and sending the second target signal to the network monitoring under the condition that the single-ended signal is high level.
6. The signal monitoring device of a high-speed serial bus according to claim 2 or 5, wherein the selector module U5 is configured to:
under the condition that the single-ended signal is in a low level, connecting a first pin with a signal output end pin, and disconnecting a second pin from the signal output end pin;
under the condition that the single-ended signal is in a low level, the second pin is connected with a signal output end pin, and the connection between the first pin and the signal output end pin is disconnected;
the first pin is a pin for receiving the fifth signal and the sixth signal, and the second pin is a pin for receiving the eleventh signal and the twelfth signal.
7. The signal monitoring device of a high-speed serial bus according to any one of claims 1 to 5, wherein the network monitoring is configured to:
receiving the first target signal from the output of the selector module U5;
and monitoring signals sent to the high-speed serial bus by the main control node based on the first target signal.
8. The signal monitoring device of a high-speed serial bus according to any one of claims 1 to 5, wherein the network monitoring is configured to:
receiving the second target signal from the output of the selector module U5;
and monitoring signals sent to the high-speed serial bus by at least one network terminal based on the second target signal.
9. The signal monitoring device of any one of claims 1 to 5, wherein the characteristic impedance of the first signal, the second signal, the third signal, the fourth signal, the fifth signal, the sixth signal, the seventh signal, the eighth signal, the ninth signal, the tenth signal, the eleventh signal, the twelfth signal is 90To 110->。
CN202311372792.0A 2023-10-23 2023-10-23 Signal monitoring device of high-speed serial bus Active CN117118882B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202311372792.0A CN117118882B (en) 2023-10-23 2023-10-23 Signal monitoring device of high-speed serial bus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202311372792.0A CN117118882B (en) 2023-10-23 2023-10-23 Signal monitoring device of high-speed serial bus

Publications (2)

Publication Number Publication Date
CN117118882A CN117118882A (en) 2023-11-24
CN117118882B true CN117118882B (en) 2024-03-19

Family

ID=88813187

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202311372792.0A Active CN117118882B (en) 2023-10-23 2023-10-23 Signal monitoring device of high-speed serial bus

Country Status (1)

Country Link
CN (1) CN117118882B (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6978328B1 (en) * 1999-05-12 2005-12-20 Hitachi, Ltd. Bus system, memory system, printed circuit board and directional coupler
CN202677140U (en) * 2012-04-01 2013-01-16 沈阳北方交通重工集团有限公司 Milling machine remote fault diagnosis GPS apparatus
CN208569374U (en) * 2018-03-07 2019-03-01 江苏品德环保科技有限公司 A kind of road sweeper vehicle body sensor bus control system
CN109466332A (en) * 2018-11-07 2019-03-15 中车永济电机有限公司 Tramcar network monitoring system
CN213069559U (en) * 2020-11-11 2021-04-27 上海几析智控技术有限公司 Distributed intelligent control device and system

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6978328B1 (en) * 1999-05-12 2005-12-20 Hitachi, Ltd. Bus system, memory system, printed circuit board and directional coupler
CN202677140U (en) * 2012-04-01 2013-01-16 沈阳北方交通重工集团有限公司 Milling machine remote fault diagnosis GPS apparatus
CN208569374U (en) * 2018-03-07 2019-03-01 江苏品德环保科技有限公司 A kind of road sweeper vehicle body sensor bus control system
CN109466332A (en) * 2018-11-07 2019-03-15 中车永济电机有限公司 Tramcar network monitoring system
CN213069559U (en) * 2020-11-11 2021-04-27 上海几析智控技术有限公司 Distributed intelligent control device and system

Also Published As

Publication number Publication date
CN117118882A (en) 2023-11-24

Similar Documents

Publication Publication Date Title
JP4949816B2 (en) Bidirectional communication circuit, bidirectional communication system, and bidirectional communication circuit communication method
CN108702557B (en) Robot system
CN104301191A (en) Bus system
CN117118882B (en) Signal monitoring device of high-speed serial bus
CN112260760B (en) Nuclear power plant distributed control system field bus system based on optical loop
CN112260916A (en) Communication circuit, communication network, and communication abnormality processing method
CN102609388B (en) Slave node circuit, communication method and communication device
CN101662405B (en) Communication circuit of CAN bus
CN115277282A (en) CAN node, working method thereof and CAN bus
Thomas Incorporating media converters
CN111711552A (en) Terminal resistor access circuit, servo driver and control system
CN208888807U (en) A kind of automatic addressing system of universal serial bus
CN103473206A (en) Data transmission method and I2C (Inter-Integrated Circuit) interface extender
CN117319125B (en) Data transceiving circuit, system and method
CN210724840U (en) Digital signal input module
CN111181828B (en) Device for realizing CAN bus communication star connection
CN115314070B (en) Cascaded high-speed long-line transmission device
CN210578569U (en) Novel optical coupler communication and automatic coding circuit
CN219659688U (en) Bus network equipment, impedance automatic matching circuit thereof and bus network system
CN115580631B (en) Data transmission system for motor train unit, motor train unit and method
CN113746713B (en) Asynchronous serial bus dynamic configuration method capable of improving communication reliability
JP2018078502A (en) Signal transmission module
JP3845302B2 (en) Multi-connection interface circuit
CN117459348A (en) Multi-node CAN networking method
CN202906947U (en) Adapter device for CAN communication chip

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant