CN116865861A - Method and system for realizing high-speed DAC far-end communication through optical fiber - Google Patents
Method and system for realizing high-speed DAC far-end communication through optical fiber Download PDFInfo
- Publication number
- CN116865861A CN116865861A CN202310868832.4A CN202310868832A CN116865861A CN 116865861 A CN116865861 A CN 116865861A CN 202310868832 A CN202310868832 A CN 202310868832A CN 116865861 A CN116865861 A CN 116865861A
- Authority
- CN
- China
- Prior art keywords
- circuit
- signal data
- photoelectric conversion
- dac
- conversion circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000013307 optical fiber Substances 0.000 title claims abstract description 42
- 238000004891 communication Methods 0.000 title claims abstract description 30
- 238000000034 method Methods 0.000 title claims abstract description 22
- 238000006243 chemical reaction Methods 0.000 claims abstract description 89
- 230000003287 optical effect Effects 0.000 claims abstract description 38
- 238000012544 monitoring process Methods 0.000 claims description 23
- 230000000694 effects Effects 0.000 claims description 4
- 238000012795 verification Methods 0.000 claims 1
- 230000005540 biological transmission Effects 0.000 abstract description 14
- 238000013461 design Methods 0.000 abstract description 10
- 230000002035 prolonged effect Effects 0.000 abstract 1
- 230000003993 interaction Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000000977 initiatory effect Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 238000004804 winding Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/25—Arrangements specific to fibre transmission
- H04B10/2575—Radio-over-fibre, e.g. radio frequency signal modulated onto an optical carrier
- H04B10/25752—Optical arrangements for wireless networks
- H04B10/25758—Optical arrangements for wireless networks between a central unit and a single remote unit by means of an optical fibre
- H04B10/25759—Details of the reception of RF signal or the optical conversion before the optical fibre
Landscapes
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
Abstract
The application provides a method and a system for realizing high-speed DAC far-end communication through an optical fiber, which relate to the technical field of DAC high-speed cables, wherein the method comprises the following steps: the source-side photoelectric conversion circuit converts the electric signal data from the programmable logic device circuit into optical signal data, and the optical signal data is transmitted to the far-end photoelectric conversion circuit through an optical fiber; after the far-end photoelectric conversion circuit receives the optical signal data, the optical signal data are reconverted into electric signal data, the electric signal data are transmitted to the DAC circuit of the JESD204B interface, the DAC circuit checks the electric signal data, and if the electric signal data pass the check, an effective signal is output and fed back. According to the application, the transmission medium is changed through the optical fiber, so that the hardware design difficulty of the radio frequency digital system is reduced, the transmission distance of the radio frequency end is prolonged, and the application scene of the radio frequency digital system is greatly enlarged.
Description
Technical Field
The application relates to the technical field of DAC high-speed cables, in particular to a method and a system for realizing high-speed DAC far-end communication through optical fibers.
Background
The JESD204B interface is a communication interface specifically tailored for use between the high speed DAC and the logic device, primarily tailored for the requirements of the high speed ADC/DAC. At present, the hardware implementation of the JESD204B interface basically completes the data interaction between the high-speed DAC and the logic device through the printed wiring on the PCB, and the single land rate of the JESD204B interface is often 5Gbps-10Gbps, so that the conventional method has very high wiring requirements (including wiring length, width, interval, discontinuous impedance condition, winding condition and the like) on the PCB board card, and has the defects of high loss, easiness in being interfered, short transmission distance and the like. In the conventional design of the radio frequency digital system design in the prior art, 2 interfaces of the JESD204B interface of the high-speed DAC and the logic device are required to be laid out on the same PCB printed board, and meanwhile, circuits such as a matched power supply, a communication interface and control of the logic device are required to be added, so that the requirement on the radio frequency digital system design is higher.
Disclosure of Invention
In view of this, the first aspect of the present application provides a method for implementing high-speed DAC remote communication through optical fibers, so as to solve the technical problems of high requirements for PCB board card wiring, high loss, easy interference, short transmission distance, and the like in the data interaction between the high-speed DAC and the logic device in the prior art. The method comprises the following steps:
the programmable logic device circuit outputs first electric signal data to the source-side photoelectric conversion circuit;
the source-side photoelectric conversion circuit converts the first electric signal data into optical signal data, and the source-side photoelectric conversion circuit transmits the optical signal data to a far-end photoelectric conversion circuit through an optical fiber;
after the far-end photoelectric conversion circuit receives the optical signal data, converting the optical signal data into second electric signal data, and transmitting the second electric signal data to a DAC circuit, wherein the DAC circuit uses a JESD204B interface;
and after the DAC circuit receives the second electric signal data, checking the second electric signal data, and if the second electric signal data passes the checking, outputting an effective signal by the DAC circuit and transmitting the effective signal to the programmable logic device circuit through the remote photoelectric conversion circuit and the source photoelectric conversion circuit respectively, wherein the remote photoelectric conversion circuit and the DAC circuit are connected with the clock circuit respectively.
Further, the DAC circuit and the clock circuit are respectively connected with a control and status monitoring circuit.
Further, before the programmable logic device circuit outputs the first electrical signal data to the source-side photoelectric conversion circuit, the method includes the following steps:
the control and status monitoring circuit configures the clock circuit and the DAC circuit;
after configuration is completed, the clock circuit generates a high-frequency clock and a low-frequency homologous clock, the clock circuit provides the high-frequency clock for the DAC circuit, and the clock circuit transmits the low-frequency homologous clock to the programmable logic device circuit through the far-end photoelectric conversion circuit and the source-end photoelectric conversion circuit respectively;
and if the programmable logic device circuit receives the stable low-frequency homologous clock, the programmable logic device circuit outputs the electric signal data to a source-side photoelectric conversion circuit.
Further, the control and status monitoring circuit monitors configuration information and status information of the DAC circuit and the clock circuit respectively, and judges whether the configuration information and the status information are normal or not;
if the state information is incorrect, the control and state monitoring circuit reconfigures the relevant configuration corresponding to the clock circuit and the DAC circuit.
Further, the DAC circuit comprises an AD9164 chip.
The application also provides a system for realizing the remote communication of the high-speed DAC through the optical fiber, which solves the technical problems of high wiring requirement on the PCB board card, high loss, easy interference, short transmission distance and the like in the data interaction between the high-speed DAC and the logic device in the prior art. The system comprises:
the photoelectric conversion module is used for outputting first electric signal data to the source-side photoelectric conversion circuit by the programmable logic device circuit; the source-side photoelectric conversion circuit converts the first electric signal data into optical signal data, and the source-side photoelectric conversion circuit transmits the optical signal data to a far-end photoelectric conversion circuit through an optical fiber; after the far-end photoelectric conversion circuit receives the optical signal data, converting the optical signal data into second electric signal data, and transmitting the second electric signal data to a DAC circuit, wherein the DAC circuit uses a JESD204B interface;
and the effective signal output module is used for checking the second electric signal data after the DAC circuit receives the second electric signal data, outputting an effective signal by the DAC circuit and transmitting the effective signal to the programmable logic device circuit through the far-end photoelectric conversion circuit and the source-end photoelectric conversion circuit respectively if the second electric signal data passes the checking, wherein the far-end photoelectric conversion circuit and the DAC circuit are connected with the clock circuit respectively.
Compared with the prior art, the beneficial effects that above-mentioned at least one technical scheme that this description embodiment adopted can reach include at least: the application provides a method for realizing high-speed DAC remote communication through optical fibers, which can realize JESD204B interface remote communication between the high-speed DAC and a programmable logic device through the optical fibers, and change transmission media through the optical fibers, thereby reducing the hardware design difficulty of a radio frequency digital system, prolonging the transmission distance of the radio frequency end and greatly expanding the application scene of the radio frequency digital system, and is particularly suitable for complex application occasions such as a distributed radio frequency digital system.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present application, the drawings that are needed in the embodiments will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present application, and that other drawings can be obtained according to these drawings without inventive effort for a person skilled in the art.
Fig. 1 is a schematic diagram of a hardware architecture of a method for implementing high-speed DAC remote communication through an optical fiber according to an embodiment of the present application;
fig. 2 is a schematic diagram of a clock circuit configuration working principle according to an embodiment of the present application.
Reference numerals in the drawings: 1. a programmable logic device circuit; 2. a source-side photoelectric conversion circuit; 3. an optical fiber; 4. a remote photoelectric conversion circuit; 5. a control and status monitoring circuit; 6. a DAC circuit; 7. a clock circuit.
Detailed Description
Embodiments of the present application will be described in detail below with reference to the accompanying drawings.
Other advantages and effects of the present application will become apparent to those skilled in the art from the following disclosure, which describes the embodiments of the present application with reference to specific examples. It will be apparent that the described embodiments are only some, but not all, embodiments of the application. The application may be practiced or carried out in other embodiments that depart from the specific details, and the details of the present description may be modified or varied from the spirit and scope of the present application. It should be noted that the following embodiments and features in the embodiments may be combined with each other without conflict. All other embodiments, which can be made by those skilled in the art based on the embodiments of the application without making any inventive effort, are intended to be within the scope of the application.
The application provides a method for realizing high-speed DAC remote communication through optical fibers, which can realize JESD204B interface remote communication between the high-speed DAC and a programmable logic device through the optical fibers, and change transmission media through the optical fibers, thereby reducing the hardware design difficulty of a radio frequency digital system, prolonging the transmission distance of the radio frequency end and greatly expanding the application scene of the radio frequency digital system, and is particularly suitable for complex application occasions such as a distributed radio frequency digital system.
As shown in fig. 1, a hardware architecture of a method for implementing high-speed DAC remote communication through an optical fiber according to an embodiment of the present application includes: the device comprises a programmable logic device circuit 1, a source-side photoelectric conversion circuit 2, an optical fiber 3, a far-end photoelectric conversion circuit 4, a control and state monitoring circuit 5, a DAC circuit 6 and a clock circuit 7.
In this embodiment, the programmable logic device circuit 1 is preferably a V7 FPGA, the source-side photoelectric conversion circuit 2 and the far-end photoelectric conversion circuit 4 are all 8-receive-8-transmit photoelectric conversion modules, the optical fiber 3 is 16-path parallel optical fibers, the control and status monitoring circuit 5 is an STM32, the JESD204B interface high-speed DAC circuit 6 is a circuit with an AD9164 as a core, and the clock circuit 7 is a circuit with an LM2594 and an LMK04828 as cores.
Further, as shown in fig. 2, the specific implementation steps of the method include:
before the programmable logic device circuit outputs the electric signal data to the source end photoelectric conversion circuit, the method comprises the following steps:
a. the control and status monitoring circuit configures the clock circuit and the DAC circuit;
b. after configuration is completed, the clock circuit generates a high-frequency clock CLK and a low-frequency homologous clock REFCLK, the clock circuit provides the high-frequency clock CLK for the DAC circuit, and the clock circuit transmits the low-frequency homologous clock REFCLK to the programmable logic device circuit through the far-end photoelectric conversion circuit and the source-end photoelectric conversion circuit respectively;
c. and if the programmable logic device circuit receives the stable low-frequency homologous clock REFCLK, the programmable logic device circuit outputs the electric signal data to a source-side photoelectric conversion circuit.
Further, the control and status monitoring circuit monitors configuration information and status information of the DAC circuit and the clock circuit respectively, and judges whether the configuration information and the status information are normal or not; if the state information is incorrect, the control and state monitoring circuit reconfigures the relevant configuration corresponding to the clock circuit and the DAC circuit.
Specifically, as shown in fig. 2, a clock circuit is first configured by a control and status monitoring circuit, the clock circuit is configured to generate a high-frequency clock CLK and a low-frequency homologous clock REFCLK simultaneously, wherein the high-frequency clock CLK is provided to a JESD204B interface high-speed DAC circuit, and REFCLK is converted into an optical signal by a far-end photoelectric conversion module, transmitted to a source-end photoelectric conversion module by an optical fiber, finally converted into an electrical signal, and finally provided to a programmable logic device circuit. When the control and status monitoring circuit monitors the clock output status lock of the clock circuit and monitors the status lock of the clock received by the JESD204B interface high-speed DAC circuit, the interface communication status of the JESD204B interface high-speed DAC circuit is read. Meanwhile, after the programmable logic device circuit acquires stable REFCLK, the JESD204B interface communication is started, communication information is converted into an optical signal through the source end photoelectric conversion module and is transmitted to the far-end photoelectric conversion module through the optical fiber, and finally reaches the JESD204B interface high-speed DAC circuit, after the communication information is acquired, the JESD204B interface high-speed DAC circuit pulls down SYNC to inform the establishment of a communication link, and the signal is electrically-optically-electrically converted as REFCLK and finally reaches the programmable logic device circuit, at the moment, when the programmable logic device circuit acquires the stable SYNC signal in a normal state, the required data can be transmitted.
If the configuration information and the state information are normal, the data transmission step includes:
step S100: the programmable logic device circuit outputs first electric signal data to the source-side photoelectric conversion circuit;
step S200: the source-side photoelectric conversion circuit converts the first electric signal data into optical signal data, and the source-side photoelectric conversion circuit transmits the optical signal data to a far-end photoelectric conversion circuit through an optical fiber;
step S300: after the far-end photoelectric conversion circuit receives the optical signal data, converting the optical signal data into second electric signal data, and transmitting the second electric signal data to a DAC circuit, wherein the DAC circuit uses a JESD204B interface;
step S400: and after the DAC circuit receives the second electric signal data, checking the second electric signal data, and if the second electric signal data passes the checking, outputting an effective signal SYNC by the DAC circuit and transmitting the effective signal SYNC to the programmable logic device circuit through the remote photoelectric conversion circuit and the source photoelectric conversion circuit respectively, wherein the remote photoelectric conversion circuit and the DAC circuit are connected with the clock circuit respectively.
Further, the DAC circuit and the clock circuit are respectively connected with a control and status monitoring circuit.
Specifically, the data initiation end of the programmable logic device circuit 1 is connected to the electrical signal data port of the source side photoelectric conversion circuit 2, the SYNC signal interface of the programmable logic device circuit 1 is connected to the electrical signal data port of the source side photoelectric conversion circuit 2, and the REFCLK signal interface of the programmable logic device circuit 1 is connected to the electrical signal reception data port of the source side photoelectric conversion circuit 2.
The optical signal transmitting data port of the source end photoelectric conversion circuit 2 is connected with the optical signal receiving data interface of the far-end photoelectric conversion circuit 4 through the optical fiber 3, the optical signal receiving data port of the source end photoelectric conversion circuit 2 is connected with the optical signal transmitting data interface of the far-end photoelectric conversion circuit 4 through the optical fiber 3, and the optical signal receiving data port of the source end photoelectric conversion circuit 2 is connected with the optical signal transmitting data interface of the far-end photoelectric conversion circuit 4 through the optical fiber 3.
The electric signal transmitting data port of the far-end photoelectric conversion circuit 4 is connected with the signal data interface of the JESD204B interface high-speed DAC circuit 6, the electric signal receiving data port of the far-end photoelectric conversion circuit 4 is connected with the signal data interface of the JESD204B interface high-speed DAC circuit 6, and the electric signal receiving data port of the far-end photoelectric conversion circuit 4 is connected with the clock circuit of the JESD204B interface high-speed DAC circuit 6.
The control and status monitoring interface of the control and status monitoring circuit 5 is connected with the control and status monitoring interface of the JESD204B interface high-speed DAC circuit 6, and the control and status monitoring interface of the status monitoring interface and the clock circuit 7 is connected with the control and status monitoring interface.
The high-speed clock output end of the clock circuit 7 is connected with the clock receiving end of the JESD204B interface high-speed DAC circuit 6, and the synchronous clock output end of the clock circuit 1 is connected with the electric signal receiving data port of the far-end photoelectric conversion circuit 4.
Based on the same inventive concept, a system for implementing high-speed DAC remote communication through an optical fiber is also provided in the embodiments of the present application, as described in the following embodiments. Because the principle of solving the problem of a system for implementing high-speed DAC remote communication through an optical fiber is similar to that of a method for implementing high-speed DAC remote communication through an optical fiber, implementation of a system for implementing high-speed DAC remote communication through an optical fiber can be referred to implementation of a method for implementing high-speed DAC remote communication through an optical fiber, and repeated parts will not be described again. As used below, the term "unit" or "module" may be a combination of software and/or hardware that implements the intended function. While the system described in the following embodiments is preferably implemented in software, implementation in hardware, or a combination of software and hardware, is also possible and contemplated.
The embodiment of the application also provides a system for realizing high-speed DAC remote communication through the optical fiber, which comprises:
the photoelectric conversion module is used for outputting the electric signal data to the source-side photoelectric conversion circuit by the programmable logic device circuit; the source-side photoelectric conversion circuit converts the electric signal data into optical signal data, and the source-side photoelectric conversion circuit transmits the optical signal data to a far-end photoelectric conversion circuit through an optical fiber; after the far-end photoelectric conversion circuit receives the optical signal data, converting the optical signal data into the electric signal data again, and transmitting the electric signal data to a DAC circuit, wherein the DAC circuit uses a JESD204B interface;
and the effective signal output module is used for checking the electric signal data after the DAC circuit receives the electric signal data, outputting an effective signal by the DAC circuit if the electric signal data passes the checking, and transmitting the effective signal to the programmable logic device circuit through the far-end photoelectric conversion circuit and the source-end photoelectric conversion circuit respectively, wherein the far-end photoelectric conversion circuit and the DAC circuit are connected with the clock circuit respectively.
The embodiment of the application realizes the following technical effects:
1. the programmable logic device circuit is separated from the radio frequency digital system, so that the design difficulty of the radio frequency part of the radio frequency digital system is greatly reduced, and the design is simplified; meanwhile, the original centralized design is changed into a separated design, so that the digital noise interference from a digital device is greatly reduced, and the signal quality is further improved; the optical transmission is used for replacing the electric transmission, and the anti-electromagnetic interference capability of the optical transmission is far stronger than that of the electric transmission, so that the anti-interference performance of the system is greatly enhanced; the optical fiber has the advantages of flexibility, low loss and the like, and can be suitable for most of far-end scenes;
2. the application has wide application, and can be widely applied to electronic equipment such as radars, communication, jammers and the like.
The above description is only of the preferred embodiments of the present application and is not intended to limit the present application, and various modifications and variations can be made to the embodiments of the present application by those skilled in the art. Any modification, equivalent replacement, improvement, etc. made within the spirit and principle of the present application should be included in the protection scope of the present application.
Claims (6)
1. A method for implementing high-speed DAC remote communications over an optical fiber, comprising:
the programmable logic device circuit outputs first electric signal data to the source-side photoelectric conversion circuit;
the source-side photoelectric conversion circuit converts the first electric signal data into optical signal data and transmits the optical signal data to the far-end photoelectric conversion circuit through an optical fiber;
after the far-end photoelectric conversion circuit receives the optical signal data, converting the optical signal data into second electric signal data, and transmitting the second electric signal data to a DAC circuit, wherein the DAC circuit uses a JESD204B interface;
after the DAC circuit receives the second electric signal data, the second electric signal data is checked; and if the verification is passed, outputting an effect signal by the DAC circuit, and transmitting the effect signal to the programmable logic device circuit through the remote photoelectric conversion circuit and the source photoelectric conversion circuit respectively, wherein the remote photoelectric conversion circuit and the DAC circuit are connected with a clock circuit respectively.
2. A method of implementing high speed DAC remote communications over optical fibers according to claim 1 wherein the DAC circuit and the clock circuit are connected to control and status monitoring circuits, respectively.
3. The method of claim 2, wherein before the programmable logic device circuit outputs the first electrical signal data to the source side photoelectric conversion circuit, the method comprises the steps of:
the control and status monitoring circuit configures the clock circuit and the DAC circuit;
after configuration is completed, the clock circuit generates a high-frequency clock and a low-frequency homologous clock, the clock circuit provides the high-frequency clock for the DAC circuit, and the clock circuit transmits the low-frequency homologous clock to the programmable logic device circuit through the far-end photoelectric conversion circuit and the source-end photoelectric conversion circuit respectively;
and if the programmable logic device circuit receives the stable low-frequency homologous clock, the programmable logic device circuit outputs the electric signal data to a source-side photoelectric conversion circuit.
4. A method for implementing high-speed DAC remote communication through an optical fiber according to claim 3, wherein the control and status monitoring circuit monitors configuration information and status information of the DAC circuit and the clock circuit, respectively, and determines whether the configuration information and the status information are normal;
if the state information is incorrect, the control and state monitoring circuit reconfigures the relevant configuration corresponding to the clock circuit and the DAC circuit.
5. The method of claim 1, wherein the DAC circuit comprises an AD9164 chip.
6. A system for implementing high-speed DAC remote communications over an optical fiber, comprising:
the photoelectric conversion module is used for outputting first electric signal data to the source-side photoelectric conversion circuit by the programmable logic device circuit; the source-side photoelectric conversion circuit converts the first electric signal data into optical signal data, and the source-side photoelectric conversion circuit transmits the optical signal data to a far-end photoelectric conversion circuit through an optical fiber; after the far-end photoelectric conversion circuit receives the optical signal data, converting the optical signal data into second electric signal data, and transmitting the second electric signal data to a DAC circuit, wherein the DAC circuit uses a JESD204B interface;
and the effective signal output module is used for checking the second electric signal data after the DAC circuit receives the second electric signal data, outputting an effective signal by the DAC circuit and transmitting the effective signal to the programmable logic device circuit through the far-end photoelectric conversion circuit and the source-end photoelectric conversion circuit respectively if the second electric signal data passes the checking, wherein the far-end photoelectric conversion circuit and the DAC circuit are connected with the clock circuit respectively.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310868832.4A CN116865861A (en) | 2023-07-13 | 2023-07-13 | Method and system for realizing high-speed DAC far-end communication through optical fiber |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310868832.4A CN116865861A (en) | 2023-07-13 | 2023-07-13 | Method and system for realizing high-speed DAC far-end communication through optical fiber |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN116865861A true CN116865861A (en) | 2023-10-10 |
Family
ID=88226601
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202310868832.4A Pending CN116865861A (en) | 2023-07-13 | 2023-07-13 | Method and system for realizing high-speed DAC far-end communication through optical fiber |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN116865861A (en) |
-
2023
- 2023-07-13 CN CN202310868832.4A patent/CN116865861A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110632718A (en) | Optical module | |
| JP2008533825A (en) | High-speed SEP transceiver | |
| US20100014566A1 (en) | Method and apparatus for a 10gbase-t small form factor pluggable (sfp+) module | |
| WO2018131520A1 (en) | Communication device and communication method | |
| JP2004500740A (en) | HFC return path system using digital conversion and transmission | |
| CN103138866B (en) | A kind of SFP electricity mouth Apparatus and system of clock synchronous | |
| TW201501437A (en) | Direct attach media converter | |
| WO2003036341A2 (en) | Field reconfigurable line cards for an optical transport system | |
| US9119151B2 (en) | Signal transmission device, communication device, electronic apparatus, and signal transmission method | |
| CN116865861A (en) | Method and system for realizing high-speed DAC far-end communication through optical fiber | |
| WO2023197549A1 (en) | Signal processing devices, systems and method, and signal transmission subsystem and system | |
| US9300348B2 (en) | Dual electrical compact small form-factor pluggable module | |
| CN203166928U (en) | Two-way optical transmit-receive one-piece module based on SFP encapsulation | |
| CN210775928U (en) | Optical module | |
| CN114038181A (en) | Remote debugging device and server | |
| CN112039593B (en) | Optical module | |
| CN103270720B (en) | A kind of microwave transport equipment electric power system and method, signal processing apparatus | |
| EP1453346B1 (en) | Configurable electrical transceiver in a small form factor pluggable module realising coded interfaces | |
| US8792537B2 (en) | Method of reducing emission of electromagnetic radiation on high speed communication backplane | |
| CN216959814U (en) | Radio frequency power amplifier | |
| CN218413265U (en) | Frequency converter control device and control system | |
| CN218676026U (en) | LVDS signal isolation circuit structure | |
| JP2014160966A (en) | Communication system, receiving device, communication method, and receiving method | |
| CN211908809U (en) | Multi-channel audio transmission circuit system adopting optical fibers | |
| CN218336055U (en) | Electric port module and communication system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |