CN116743170A - Multichannel analog-to-digital converter and calibration method thereof - Google Patents
Multichannel analog-to-digital converter and calibration method thereof Download PDFInfo
- Publication number
- CN116743170A CN116743170A CN202311027458.1A CN202311027458A CN116743170A CN 116743170 A CN116743170 A CN 116743170A CN 202311027458 A CN202311027458 A CN 202311027458A CN 116743170 A CN116743170 A CN 116743170A
- Authority
- CN
- China
- Prior art keywords
- voltage
- digital
- current
- multiplexer
- analog
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 30
- 238000006243 chemical reaction Methods 0.000 claims abstract description 42
- 238000004364 calculation method Methods 0.000 claims abstract description 26
- 238000004590 computer program Methods 0.000 claims description 17
- 101100113692 Caenorhabditis elegans clk-2 gene Proteins 0.000 claims description 15
- 101100003180 Colletotrichum lindemuthianum ATG1 gene Proteins 0.000 claims description 15
- 238000010586 diagram Methods 0.000 description 10
- 230000006870 function Effects 0.000 description 5
- 101100328957 Caenorhabditis elegans clk-1 gene Proteins 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/10—Calibration or testing
- H03M1/1009—Calibration
- H03M1/1014—Calibration at one point of the transfer characteristic, i.e. by adjusting a single reference value, e.g. bias or gain error
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/1205—Multiplexed conversion systems
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
The application discloses a multichannel analog-to-digital converter and a calibration method thereof, wherein the multichannel analog-to-digital converter comprises a reference circuit, a first voltage generation circuit, a second voltage generation circuit and a reference voltage generation circuit, wherein the reference circuit is used for generating and outputting a first voltage, a second voltage and a reference voltage; a multiplexer for selecting the output voltage to the voltage-current conversion module; the voltage-current conversion module receives voltage and converts the voltage into pull-up current and pull-down current with corresponding magnitudes; the analog-to-digital converter receives the current to generate and output a corresponding digital code; the digital logic control module controls the multiplexer to select corresponding voltage according to the output result of the comparator; and the digital calculation module is used for receiving the digital codes, calculating corresponding calibration coefficients and outputting the calibrated digital codes. According to the application, by adding a calibration channel, the mismatch of pull-up and pull-down currents of the voltage-current conversion module can be effectively reduced by using a calibration algorithm.
Description
Technical Field
The application relates to a multichannel analog-to-digital converter and a calibration method thereof, belonging to the technical field of analog and digital-to-analog hybrid integrated circuits.
Background
Analog-to-digital converters (ADCs) convert analog signals to digital signals, which are the bridge from the outside world to digital computers. Analog-to-digital converters are also a critical part of high-precision sensor chips, which are one of the essential chips in the fields of industry, medical treatment, automobiles, etc. High accuracy sensor chips require high accuracy and high linearity. This relies on multiple analog-to-digital converters within the sensor chip to calibrate temperature, stress, power supply, etc., which can be well accomplished by means of a multi-channel analog-to-digital converter. The multichannel analog-to-digital converter has a smaller area and lower power consumption than using multiple analog-to-digital converters. The voltage-to-current conversion module converts the voltage to a current, which is then converted by the analog-to-digital converter. The pull-up current and the pull-down current of the voltage-current conversion module have mismatch, which inevitably affects the conversion accuracy of the ADC, so a method for effectively eliminating the influence of the mismatch needs to be designed, thereby improving the conversion accuracy of the ADC.
Disclosure of Invention
The technical problems to be solved by the application are as follows: a multi-channel analog-to-digital converter and a calibration method thereof are provided, wherein a calibration channel is added, mismatch information is converted by the analog-to-digital converter, and the calibration method is designed to eliminate the influence of the mismatch.
The application adopts the following technical scheme for solving the technical problems:
a multi-channel analog-to-digital converter, the multi-channel analog-to-digital converter comprising: the device comprises a reference circuit, a multiplexer, a voltage-current conversion module, an analog-to-digital converter, a digital logic control module and a digital calculation module; the reference circuit, the multiplexer, the voltage-current conversion module, the analog-to-digital converter and the digital calculation module are sequentially connected, and the multiplexer and the analog-to-digital converter are respectively connected with the digital logic control module; the analog-to-digital converter comprises an integrator, a comparator and an up-down counter which are sequentially connected;
the reference circuit is used for generating and outputting a first voltageSecond voltage->Reference voltage；
The multiplexer is used for selecting the first voltage according to the control signal sent by the digital logic control moduleSecond voltage->Reference voltage->And outputting the selected voltage to the voltage-to-current conversion module;
the voltage-current conversion module is used for receiving the voltage selected by the multiplexer and converting the received voltage into a pull-up current and a pull-down current;
the integrator is used for receiving the pull-up current and the pull-down current, and integrating the pull-up current and the pull-down current to generate an integrated voltage; the comparator is used for comparing the magnitude of the integrated voltage with the magnitude of the external reference voltage and outputting a comparison result to the up-down counter and the digital logic control module; the up-down counter generates and outputs a corresponding digital code according to the comparison result;
the digital logic control module is used for controlling the multiplexer to select the first voltage according to the comparison result output by the comparatorSecond voltage->Reference voltage->One of (2);
the digital calculation module is used for receiving the digital codes output by the up-down counter, calculating a calibration coefficient according to the digital codes, and calculating and outputting the calibrated digital codes according to the calibration coefficient.
As a preferred scheme of the multichannel analog-to-digital converter, the multiplexer comprises a controlled switch sw1, a controlled switch sw2 and a controlled switch sw3, and the control signals output by the digital logic control module comprise a control signal clk1, a control signal clk2 and a control signal clk3;
the input end of the controlled switch sw1 is connected with a first voltageThe controlled signal is connected with a control signal clk1, and the multiplexer outputs a first voltage +.>；
The input end of the controlled switch sw2 is connected with a second voltageThe controlled signal is connected with the control signal clk2, and the multiplexer outputs the second voltage +.>；
The input end of the controlled switch sw3 is connected with the reference voltageThe controlled signal is connected with the control signal clk3, and the multiplexer outputs the reference voltage +_ when clk3 is high>。
As a preferred solution of the multichannel analog-to-digital converter of the present application, an input end of the voltage-to-current conversion module is connected to an output end of the multiplexer, and an output end of the voltage-to-current conversion module is connected to an input end of the integrator.
As a preferable scheme of the multichannel analog-to-digital converter, the input end of the integrator receives the pull-up current and the pull-down current, and the output end outputs the integrated voltage V and is connected to the positive input end of the comparator; the negative input end of the comparator receives the external reference voltage Vcm and outputs according to the magnitude of the integrated voltage V and the external reference voltage VcmComparison resultThe method comprises the steps of carrying out a first treatment on the surface of the The input end of the up-down counter receives the comparison result +.>And generating and outputting a corresponding digital code.
According to the calibration method of the multichannel analog-to-digital converter, the calibration method specifically comprises the following steps:
dividing the calibration method into two stages, wherein the period duration corresponding to each stage is the same, the first stage is a calibration period, and the second stage is a calculation channel period;
in the calibration period, the digital logic control module outputs a control signal clk3, and the multiplexer selects a reference voltage according to the control signal clk3Output to a voltage-current conversion module which outputs a reference voltage +.>Converted into current and output to an analog-to-digital converter, and the up-down counter outputs digital codes and outputs the digital codes from +.>Start counting, pass->Outputting a first digital code1 to a digital calculation module in each conversion period, wherein the digital calculation module calculates a first calibration coefficient ratio1:；
in calculating the channel period, the digital logic control module calculates the channel period according to the comparison resultThe control signals clk1 and clk2 are alternately output from the high and low sides of the voltage source, and the multiplexer selects the first voltage +_according to the control signals clk1 or clk2>Or a second voltage->Output to the voltage-current conversion module, after the conversion of the voltage-current conversion module and the analog-to-digital converter, the up-down counter outputs the digital code and the digital code is output from +.>Start counting, pass->Outputting the second digital code2 to a digital calculation module, wherein the digital calculation module calculates a second calibration coefficient ratio2: />；
The digital calculation module calculates a calibrated digital code according to the first calibration coefficient ratio1 and the second calibration coefficient ratio2:。
a computer device comprising a memory, a processor, and a computer program stored in the memory and capable of running on the processor, the processor implementing the steps of the calibration method as described above when the computer program is executed.
A computer readable storage medium storing a computer program which, when executed by a processor, implements the steps of a calibration method as described above.
Compared with the prior art, the technical scheme provided by the application has the following technical effects:
according to the application, by adding a calibration channel and a calibration period, the mismatch information of the calibration channel is obtained by using the calibration period, and the digital codes obtained by calculating the channel period are calibrated by using the mismatch information, so that the accurate digital codes are obtained.
Drawings
FIG. 1 is a schematic diagram of a multi-channel analog-to-digital converter according to the present application;
FIG. 2 is a schematic diagram of a temperature channel analog-to-digital converter according to an embodiment of the present application;
FIG. 3 is a signal timing diagram of the calibration method of the present application;
fig. 4 is a flow chart of the calibration method of the present application.
Description of the embodiments
Embodiments of the present application are described in detail below, examples of which are illustrated in the accompanying drawings, wherein the same or similar reference numerals refer to the same or similar elements or elements having the same or similar functions throughout. The embodiments described below by referring to the drawings are exemplary only for explaining the present application and are not to be construed as limiting the present application.
As shown in fig. 1, the present application proposes a multi-channel analog-to-digital converter, comprising:
a reference circuit for generating and outputting a first voltageSecond voltage->Reference voltage->。
The multiplexer is used for selecting one of the voltages according to a control signal output by the digital logic control module and outputting the voltage to the voltage-current conversion module;
a multiplexer comprising a controlled switch sw1, a controlled switch sw2 and a controlled switch sw3, wherein,
a controlled switch sw1 with its input end connected to the first voltageThe controlled signal is connected with the control signal clk1, and outputs a first voltage +_ when clk1 is at a high level>；
A controlled switch sw2 with an input terminal connected to the second voltageThe controlled signal is connected with the control signal clk2, and outputs a second voltage +_ in a low mode when clk2 is high>；
A controlled switch sw3 with its input end connected to the reference voltageThe controlled signal is connected with the control signal clk3, and outputs a reference voltage with low output when clk3 is at high level>；
The voltage-current conversion module receives the voltage selected by the multiplexer, and generates and outputs pull-up current and pull-down current with corresponding magnitudes;
the input end of the voltage-current conversion module is connected with the output voltage of the multiplexer, and the output end of the voltage-current conversion module is connected to the integrator;
an analog-to-digital converter (ADC) comprising an integrator, a comparator and an up-down counter, wherein the integrator receives the pull-up current and the pull-down current and integrates to generate an integrated voltage V, the comparator compares the integrated voltage V with an external reference voltage Vcm and outputs 0 or 1 according to the comparison result) The up-down counter generates and outputs a corresponding digital code according to 0 or 1;
the input end of the integrator is connected with pull-up current and pull-down current, and the output end of the integrator outputs integrated voltage V and is connected to the positive input end of the comparator; the positive input end of the comparator receives the integrated voltage V, the negative input end receives the external reference voltage Vcm, and generates and outputs a comparison digital signalThe method comprises the steps of carrying out a first treatment on the surface of the The input end of the up-down counter receives digital signals +.>And generating and outputting a counting result.
The digital logic control module outputs a result according to the comparatorControlling the multiplexer to select corresponding voltages;
the digital computing module receives the digital codes, computes corresponding calibration coefficients according to the digital codes, and outputs calibrated digital codes according to the calibration coefficients.
Example 1
The following describes a multi-channel analog-to-digital converter according to the present application by taking a temperature channel as an example. As shown in fig. 2, when the channel is a temperature channel, the reference circuit is a temperature coefficient reference circuit for generating and outputting a positive temperature coefficient voltageNegative temperature coefficient voltage->Zero temperature coefficient reference voltage +.>；
The multiplexer is used for selecting one of the voltages according to a control signal output by the digital logic control module and outputting the voltage to the voltage-current conversion module;
a multiplexer comprising a controlled switch sw1, a controlled switch sw2 and a controlled switch sw3, wherein,
a controlled switch sw1 with its input end connected to the positive temperature coefficient voltageThe controlled signal is connected with the control signal clk1, and outputs positive temperature coefficient voltage +_ when clk1 is high>；
A controlled switch sw2 with its input end connected to the negative temperature coefficient voltageThe controlled signal is connected with the control signal clk2, and outputs negative temperature coefficient voltage +.>；
Controlled switch sw3 with its input connected to zero temperature coefficient reference voltageThe controlled signal is connected with the control signal clk3, and outputs zero temperature coefficient reference voltage +_>；
The voltage-current conversion module receives the voltage selected by the multiplexer, and generates and outputs pull-up current and pull-down current with corresponding magnitudes;
an analog-to-digital converter (ADC) comprising an integrator, a comparator and an up-down counter, wherein the integrator receives the pull-up current and the pull-down current and integrates to generate an integrated voltage V, the comparator compares the integrated voltage V with an external reference voltage Vcm and outputs 0 or 1 according to the comparison result) The up-down counter generates and outputs a corresponding digital code according to 0 or 1;
the digital logic control module outputs a result according to the comparatorControlling the multiplexer to select corresponding voltages;
the digital calculation module receives the digital codes, calculates corresponding calibration coefficients according to the digital codes, and outputs calibrated temperature digital codes according to the calibration coefficients.
The application also provides a calibration method of the multichannel analog-to-digital converter, taking a temperature channel as an example, fig. 3 is a signal timing diagram of the calibration method, the whole calibration period is divided into phi 1 and phi 2, fig. 4 is a flow chart of the calibration method, wherein phi 1 is the calibration period, the ADC converts the first digital code1, meanwhile, the digital calculation module calculates the first calibration coefficient ratio1, phi 2 is the temperature channel period, the ADC converts the second digital code2, and meanwhile, the digital calculation module calculates the second calibration coefficient ratio2. And finally, the digital calculation module calculates the calibrated temperature code according to the ratio1 and the ratio2.
In the period of phi 1, irrespective of the comparator outputWhether the voltage is high or low, the digital logic control module pulls clk1 and clk2 low, clk3 high, the controlled switch sw3 in the multiplexer is closed, the controlled switches sw1 and sw2 are opened, and at the moment, the multiplexer selects the reference voltage +.>As an output.
Input to the voltage-current conversion module, +.>Is converted into pull-up current->And pull-down current->The analog-to-digital converter integrates the two currents, and the comparator outputs a comparison result +_ according to the magnitude of the integrated voltage V>SubsequentlySending to up-down counter and digital logic control module, the up-down counter is from +.>Start counting pass->The count result code1 is output for each count period. Attention should be paid to +.>And the clk1 and clk2 are pulled down and clk3 is pulled up by the digital logic control module all the time.
The digital calculation module calculates the ratio1 according to the input first digital code1, and stores the ratio1 in the memory to prepare for the next calculation:
ideally, the current is pulled up during the period of Φ1Is equal to the pull-down current +.>Up-down counter slaveStarting counting, outputting a counting result code1 = ->At this time ratio=1. In practice, the pull-up current +.>Is not equal to the pull-down current +.>Up-down counter output result code1 +.>Ratio +.1. The mismatch information of the voltage-current conversion module at this time is contained in code1.
Digital logic control in phi 2 periodThe system module is according to d i Clk1, clk2, regardless of the comparator outputClk3 is low. The controlled switch sw3 in the multiplexer is always open, while the open and closed of the controlled switch sw1, sw2 depends on +.>At this time, the multiplexer selects positive temperature coefficient voltage +_in the reference circuit>Negative temperature coefficient voltage->As an output.
、/>Input to the voltage-current conversion module, will +.>Conversion to pull-up current->Will->Conversion to a pull-down current->And input to an analog-to-digital converter.
The analog-to-digital converter integrates the two currents, and the comparator outputs a comparison result according to the magnitude of the integrated voltage V and the external reference voltageThe comparison result is then sent to an up-down counter and a digital logic control moduleThe up-down counter is from +.>Start counting pass->The count result code2 is output for each count period. Unlike the Φ1 period, the digital logic control module will be according to +.>The outputs of clk1, clk2 are controlled by the high and low of clk3, while clk3 is always low to ensure +.>The output is not selected by the multiplexer.
The digital calculation module calculates the ratio2 according to the input digital code2, and calculates the calibrated temperature code according to the ratio1 calculated in the phi 1 period:
in the period of Φ2, the analog-to-digital converter converts the temperature information, the up-down counter outputs the corresponding temperature code2, and in an ideal case, the voltage-current conversion module has no mismatch, and code=code2. In practice, because of the mismatch of the internal circuit of the voltage-current conversion module, the code2 has both temperature information and mismatch information, and the calibrated temperature code can be calculated by using the code1 converted by the calibration channel.
Based on the same inventive concept, an embodiment of the present application provides a computer device comprising a memory, a processor, and a computer program stored in the memory and executable on the processor, the processor implementing the steps of the aforementioned calibration method when executing the computer program.
Based on the same inventive concept, embodiments of the present application provide a computer readable storage medium storing a computer program which, when executed by a processor, implements the steps of the aforementioned calibration method.
It will be appreciated by those skilled in the art that embodiments of the present application may be provided as a method, system, or computer program product. Accordingly, the present application may take the form of an entirely hardware embodiment, an entirely software embodiment or an embodiment combining software and hardware aspects. Furthermore, the present application may take the form of a computer program product embodied on one or more computer-usable storage media (including, but not limited to, disk storage, CD-ROM, optical storage, and the like) having computer-usable program code embodied therein.
The present application is described with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems) and computer program products according to embodiments of the application. It will be understood that each flow and/or block of the flowchart illustrations and/or block diagrams, and combinations of flows and/or blocks in the flowchart illustrations and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, embedded processor, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be stored in a computer-readable memory that can direct a computer or other programmable data processing apparatus to function in a particular manner, such that the instructions stored in the computer-readable memory produce an article of manufacture including instruction means which implement the function specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed on the computer or other programmable apparatus to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide steps for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
The above embodiments are only for illustrating the technical idea of the present application, and the protection scope of the present application is not limited thereto, and any modification made on the basis of the technical scheme according to the technical idea of the present application falls within the protection scope of the present application.
Claims (7)
1. A multi-channel analog-to-digital converter, the multi-channel analog-to-digital converter comprising: the device comprises a reference circuit, a multiplexer, a voltage-current conversion module, an analog-to-digital converter, a digital logic control module and a digital calculation module; the reference circuit, the multiplexer, the voltage-current conversion module, the analog-to-digital converter and the digital calculation module are sequentially connected, and the multiplexer and the analog-to-digital converter are respectively connected with the digital logic control module; the analog-to-digital converter comprises an integrator, a comparator and an up-down counter which are sequentially connected;
the reference circuit is used for generating and outputting a first voltageSecond voltage->Reference voltage->；
The multiplexer is used for selecting the first voltage according to the control signal sent by the digital logic control moduleSecond voltage->Reference voltage->And outputting the selected voltage to the voltage-to-current conversion module;
the voltage-current conversion module is used for receiving the voltage selected by the multiplexer and converting the received voltage into a pull-up current and a pull-down current;
the integrator is used for receiving the pull-up current and the pull-down current, and integrating the pull-up current and the pull-down current to generate an integrated voltage; the comparator is used for comparing the magnitude of the integrated voltage with the magnitude of the external reference voltage and outputting a comparison result to the up-down counter and the digital logic control module; the up-down counter generates and outputs a corresponding digital code according to the comparison result;
the digital logic control module is used for controlling the multiplexer to select the first voltage according to the comparison result output by the comparatorSecond voltage->Reference voltage->One of (2);
the digital calculation module is used for receiving the digital codes output by the up-down counter, calculating a calibration coefficient according to the digital codes, and calculating and outputting the calibrated digital codes according to the calibration coefficient.
2. The multi-channel analog-to-digital converter according to claim 1, wherein the multiplexer comprises a controlled switch sw1, a controlled switch sw2 and a controlled switch sw3, and the control signals output by the digital logic control module comprise a control signal clk1, a control signal clk2 and a control signal clk3;
the input end of the controlled switch sw1 is connected with a first voltageThe controlled signal is connected with a control signal clk1, and the multiplexer outputs a first voltage +.>；
The input end of the controlled switch sw2 is connected with a second voltageThe controlled signal is connected with the control signal clk2, and the multiplexer outputs the second voltage +.>；
The input end of the controlled switch sw3 is connected with the reference voltageThe controlled signal is connected with the control signal clk3, and the multiplexer outputs the reference voltage +_ when clk3 is high>。
3. The multi-channel analog-to-digital converter of claim 1, wherein an input of said voltage-to-current conversion module is connected to an output of said multiplexer and an output of said voltage-to-current conversion module is connected to an input of said integrator.
4. The multi-channel analog-to-digital converter according to claim 1, wherein an input of the integrator receives a pull-up current and a pull-down current, and an output outputs an integrated voltage V and is connected to a positive input of the comparator; the negative input end of the comparator receives the external reference voltage Vcm and outputs a comparison result according to the magnitude of the integrated voltage V and the external reference voltage VcmThe method comprises the steps of carrying out a first treatment on the surface of the The input end of the up-down counter receives the comparison result +.>GeneratingAnd outputs a corresponding digital code.
5. The method of calibrating a multichannel analog-to-digital converter according to any of the claims 1-4, characterized in that the method of calibrating is in particular as follows:
dividing the calibration method into two stages, wherein the period duration corresponding to each stage is the same, the first stage is a calibration period, and the second stage is a calculation channel period;
in the calibration period, the digital logic control module outputs a control signal clk3, and the multiplexer selects a reference voltage according to the control signal clk3Output to a voltage-current conversion module which outputs a reference voltage +.>Converted into current and output to an analog-to-digital converter, and the up-down counter outputs digital codes and outputs the digital codes from +.>Start counting, pass->Outputting a first digital code1 to a digital calculation module in each conversion period, wherein the digital calculation module calculates a first calibration coefficient ratio1:；
in calculating the channel period, the digital logic control module calculates the channel period according to the comparison resultThe control signals clk1 and clk2 are alternately output from the high and low sides of the voltage source, and the multiplexer selects the first voltage +_according to the control signals clk1 or clk2>Or a second voltage->Output to the voltage-current conversion module, after the conversion of the voltage-current conversion module and the analog-to-digital converter, the up-down counter outputs the digital code and the digital code is output from +.>Start counting, pass->Outputting the second digital code2 to a digital calculation module, wherein the digital calculation module calculates a second calibration coefficient ratio2: />；
The digital calculation module calculates a calibrated digital code according to the first calibration coefficient ratio1 and the second calibration coefficient ratio2:。
6. a computer device comprising a memory, a processor, and a computer program stored in the memory and capable of running on the processor, characterized in that the processor implements the steps of the calibration method according to claim 5 when the computer program is executed by the processor.
7. A computer readable storage medium storing a computer program, characterized in that the computer program when executed by a processor implements the steps of the calibration method according to claim 5.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311027458.1A CN116743170B (en) | 2023-08-16 | 2023-08-16 | Multichannel analog-to-digital converter and calibration method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311027458.1A CN116743170B (en) | 2023-08-16 | 2023-08-16 | Multichannel analog-to-digital converter and calibration method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN116743170A true CN116743170A (en) | 2023-09-12 |
| CN116743170B CN116743170B (en) | 2023-10-13 |
Family
ID=87919068
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202311027458.1A Active CN116743170B (en) | 2023-08-16 | 2023-08-16 | Multichannel analog-to-digital converter and calibration method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN116743170B (en) |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101770344A (en) * | 2008-12-31 | 2010-07-07 | 中国航空工业第一集团公司第六三一研究所 | High speed multichannel signal automatic acquisition circuit |
| CN105811987A (en) * | 2016-03-09 | 2016-07-27 | 广州龙之杰科技有限公司 | High-cost performance single-integral analog-to-digital converter and conversion method thereof |
| US9496888B1 (en) * | 2014-12-12 | 2016-11-15 | Infineon Technologies Ag | Asynchronous SAR ADC with binary scaled redundancy |
| CN108631785A (en) * | 2017-03-17 | 2018-10-09 | 深圳市中兴微电子技术有限公司 | A kind of continuous time delta-sigma adc and its coefficient calibration method |
| CN112350751A (en) * | 2020-11-04 | 2021-02-09 | 中国电子科技集团公司第五十四研究所 | Multi-channel wide-band amplitude and phase calibration device for satellite communication |
| CN114172512A (en) * | 2021-12-21 | 2022-03-11 | 芯聚威科技(成都)有限公司 | Multi-channel oversampling noise shaping successive approximation type analog-digital converter and conversion method |
| CN114189245A (en) * | 2021-12-17 | 2022-03-15 | 合肥智芯半导体有限公司 | ADC calibration circuit, control method thereof and storage medium |
-
2023
- 2023-08-16 CN CN202311027458.1A patent/CN116743170B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101770344A (en) * | 2008-12-31 | 2010-07-07 | 中国航空工业第一集团公司第六三一研究所 | High speed multichannel signal automatic acquisition circuit |
| US9496888B1 (en) * | 2014-12-12 | 2016-11-15 | Infineon Technologies Ag | Asynchronous SAR ADC with binary scaled redundancy |
| CN105811987A (en) * | 2016-03-09 | 2016-07-27 | 广州龙之杰科技有限公司 | High-cost performance single-integral analog-to-digital converter and conversion method thereof |
| CN108631785A (en) * | 2017-03-17 | 2018-10-09 | 深圳市中兴微电子技术有限公司 | A kind of continuous time delta-sigma adc and its coefficient calibration method |
| CN112350751A (en) * | 2020-11-04 | 2021-02-09 | 中国电子科技集团公司第五十四研究所 | Multi-channel wide-band amplitude and phase calibration device for satellite communication |
| CN114189245A (en) * | 2021-12-17 | 2022-03-15 | 合肥智芯半导体有限公司 | ADC calibration circuit, control method thereof and storage medium |
| CN114172512A (en) * | 2021-12-21 | 2022-03-11 | 芯聚威科技(成都)有限公司 | Multi-channel oversampling noise shaping successive approximation type analog-digital converter and conversion method |
Non-Patent Citations (2)
| Title |
|---|
| JINCHEN ZHAO等: "A 0.9-V switched-opamp-based delta-sigma ADC with dual cycle shift DWA", JOURNAL OF SEMICONDUCTORS, no. 06, pages 252 - 256 * |
| 周志娟;张玉贵;樊奔;: "基于FPGA的干涉信号双ADC采集系统设计", 电子测量技术, no. 12, pages 311 - 317 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN116743170B (en) | 2023-10-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10003353B2 (en) | Time-based delay line analog comparator | |
| CN108432143B (en) | Time-based delay line analog-to-digital converter | |
| US6909393B2 (en) | Space efficient low power cyclic A/D converter | |
| US7414553B1 (en) | Microcontroller having in-situ autocalibrated integrating analog-to-digital converter (IADC) | |
| CN106888020A (en) | DAC switchs the digital measurement of mismatch error | |
| US9191023B2 (en) | Analog to digital converter and a method of operating an analog to digital converter | |
| JP2017163193A (en) | Semiconductor device | |
| CN116743170B (en) | Multichannel analog-to-digital converter and calibration method thereof | |
| KR100884166B1 (en) | Ad/da conversion compatible device | |
| JP2005318582A (en) | Pipelined adc calibration method and apparatus therefor | |
| CN109412598B (en) | Successive approximation type analog-to-digital conversion device | |
| US20020126032A1 (en) | Method and system for selecting implementation of a filter controller between a single conversion mode that ensures a fully-settled converted output and a continuous conversion mode | |
| US20240088908A1 (en) | Analog-to-digital converter (adc) auto-sequential canning with expansion multiplexer(s) and auxiliary circuit configuration control(s) | |
| US20110187569A1 (en) | Algorithmic analog-to-digital conversion | |
| JPH01286624A (en) | Reference voltage supplying circuit | |
| JP2007288609A (en) | A/d converter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |