CN116707520A - Crystal oscillator-free display bridge chip oscillator real-time calibration system, method and mobile terminal - Google Patents

Crystal oscillator-free display bridge chip oscillator real-time calibration system, method and mobile terminal Download PDF

Info

Publication number
CN116707520A
CN116707520A CN202310692800.3A CN202310692800A CN116707520A CN 116707520 A CN116707520 A CN 116707520A CN 202310692800 A CN202310692800 A CN 202310692800A CN 116707520 A CN116707520 A CN 116707520A
Authority
CN
China
Prior art keywords
oscillator
display
chip
calibration
bridge chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202310692800.3A
Other languages
Chinese (zh)
Inventor
王国龙
戴万
李洪兵
陈飞
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Wuqi Microelectronics Co Ltd
Original Assignee
Shanghai Wuqi Microelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Wuqi Microelectronics Co Ltd filed Critical Shanghai Wuqi Microelectronics Co Ltd
Priority to CN202310692800.3A priority Critical patent/CN116707520A/en
Publication of CN116707520A publication Critical patent/CN116707520A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L1/00—Stabilisation of generator output against variations of physical values, e.g. power supply
    • H03L1/02—Stabilisation of generator output against variations of physical values, e.g. power supply against variations of temperature only
    • H03L1/022—Stabilisation of generator output against variations of physical values, e.g. power supply against variations of temperature only by indirect stabilisation, i.e. by generating an electrical correction signal which is a function of the temperature
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00—Reducing energy consumption in communication networks
    • Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks

Landscapes

  • Oscillators With Electromechanical Resonators (AREA)

Abstract

The invention provides a crystal oscillator-free real-time calibration system and method for a display bridge chip oscillator and a mobile terminal. The invention can solve the temperature drift problem of the chip without adding any extra cost and design difficulty.

Description

Crystal oscillator-free display bridge chip oscillator real-time calibration system, method and mobile terminal
Technical Field
The present invention relates to the field of data processing, and in particular, to a real-time calibration system and method for a crystal oscillator-free display bridge chip oscillator, and a mobile terminal.
Background
With the vigorous development of smart phones at the beginning of the 21 st century, the total amount of existing phones in China reaches 13 hundred million parts. And the mobile phone screen is used as a consumable product, and the market scale of the display bridge chip is wide and is rapidly growing. The development of a display bridge chip for a mobile terminal is of great industrial and commercial value.
Because the bridge chip needs to be soldered on the back side of the screen, then is buckled into the mobile terminal host. The product morphology has stringent requirements on the thickness of the chip and its peripheral devices. However, the shape of the common crystal oscillator device is larger and cannot meet the requirement, so that the cost of the light and thin crystal oscillator is too high, which is not beneficial to the marketization of the bridge chip. So that the peripheral circuit of the bridge chip is not provided with a crystal oscillator.
The bridge chip without crystal oscillator clock input works normally, and because of no stable reference clock, an oscillator is adopted instead of a Phase-locked loop (PLL). However, the output clock of the oscillator is greatly affected by temperature, and the temperature of the mobile phone screen in the actual application scene can be changed in a large range, which becomes a bottleneck problem faced by the large-scale marketization of the display bridge chip.
There are two types of temperature drift schemes for the display bridge chip clock in the prior art: the first scheme is that a light and thin crystal oscillator is used for the peripheral circuit; the second scheme is that the peripheral circuit does not use crystal oscillator, but the chip design requirement is more severe, so as to be compatible with the clock temperature drift range of the oscillator.
Aiming at the first scheme, the cost of the light and thin crystal oscillator is increased, and the design difficulty of the PCB is increased. As smartphones are increasingly required to be lightweight and thin, application scenarios require PCBs as small as possible. For the second scheme, the complexity of chip design and the area and power consumption of the chip are improved. Because the chip time singoff is in a larger clock frequency range, the Performance in PPA (Power, performance, area) is improved by the temperature drift of the cover clock, so that Power and Area have losses and the chip design difficulty is additionally increased.
Disclosure of Invention
In view of the above drawbacks of the prior art, an objective of the present invention is to provide a real-time calibration system and method for a crystal oscillator-free display bridge chip oscillator and a mobile terminal for solving the above problems of the prior art.
To achieve the above and other related objects, the present invention provides a crystal oscillator-free display bridge chip oscillator real-time calibration system, comprising: a mobile terminal host chip, a display bridging chip and a display screen; the mobile terminal host chip is provided with a crystal oscillator and adopts a phase-locked loop to be in communication connection with the display bridge chip, and is used for sending display data to the display bridge chip in real time and receiving synchronous clock signals at a high speed; the display bridging chip is provided with a plurality of oscillators, is in communication connection with the display screen, and is used for transmitting the display data to the display screen in real time, and calibrating each oscillator based on a high-speed receiving synchronous clock signal sent by the mobile terminal host chip in a corresponding frame blanking VFP interval.
In one embodiment of the present invention, the mobile terminal host chip transmits the display data and receives the synchronous clock signal at a high speed using a MIPI D-PHY interface.
In an embodiment of the present invention, the calibrating each oscillator based on the high-speed receiving synchronization clock signal sent by the mobile terminal host chip in the VFP interval of the corresponding frame blanking includes: configuring calibration parameters for the display bridge chip; based on the calibration parameters, calibrating each oscillator according to the received high-speed receiving synchronous clock signal in the corresponding VFP interval of the frame blanking.
In an embodiment of the present invention, the configuring calibration parameters for the display bridge chip includes: configuring the time length of the VFP interval of frame blanking, configuring the calibration parameters of each oscillator, configuring the frequency division coefficient of a high-speed receiving synchronous clock signal and configuring the calibration frame number parameter used for representing the calibration of a set frame.
In an embodiment of the present invention, the display bridge chip includes: a MIPI controller for transmitting a frame blanking signal based on the configured calibration frame number parameter; and the calibration module is connected with the MIPI controller and is used for calibrating each oscillator in the corresponding VFP interval of the frame blanking by taking the high-speed receiving synchronous clock signal which is subjected to frequency division by adopting the frequency division coefficient as a calibration clock based on the time length of the VFP interval of the frame blanking configured by the MIPI controller and the calibration parameters of each oscillator configured by the calibration module when receiving the frame blanking signal.
In an embodiment of the present invention, the MIPI controller is configured to generate a corresponding frame blanking signal for display data of each frame, and transmit the frame blanking signal of the corresponding frame based on the configured calibration frame number parameter.
In an embodiment of the present invention, the mobile terminal host chip uses 1 pair of differential clock lines and 4 pairs of differential data lines to transmit the high-speed receiving synchronous clock signal and the display data.
In an embodiment of the invention, the display screen is an LCD display screen.
To achieve the above and other related objects, the present invention provides a real-time calibration method for a crystal oscillator-free display bridge chip oscillator, the method comprising: transmitting display data in real time and receiving synchronous clock signals at high speed to a display bridge chip provided with a plurality of oscillators through the mobile terminal host chip; the peripheral circuit of the mobile terminal host chip is provided with a crystal oscillator and adopts a phase-locked loop; and the display bridging chip transmits the display data to the display screen in real time, and calibrates all oscillators based on a high-speed receiving synchronous clock signal sent by the mobile terminal host chip in a corresponding frame blanking VFP interval.
To achieve the above and other related objects, the present invention provides a mobile terminal comprising: the crystal oscillator-free display bridge chip oscillator real-time calibration system.
As described above, the invention relates to a real-time calibration system and method for a crystal oscillator-free display bridge chip oscillator and a mobile terminal, which have the following beneficial effects: the display bridge chip of the invention uses the stable and reliable high-speed receiving synchronous clock signal clock sent by the mobile terminal host chip as a calibration clock, and completes the calibration of each oscillator in the VFP interval of frame blanking. The invention can solve the temperature drift problem of the chip without adding any extra cost and design difficulty.
Drawings
Fig. 1 is a schematic structural diagram of a real-time calibration system of a crystal oscillator-free display bridge chip oscillator according to an embodiment of the invention.
Fig. 2 is a schematic diagram of an oscillator calibration process of a display bridge chip according to an embodiment of the invention.
Fig. 3 is a schematic diagram of an application scenario of a crystal oscillator-free real-time calibration system for a display bridge chip oscillator according to an embodiment of the invention.
Fig. 4 is a flow chart of a real-time calibration method of a crystal oscillator-free display bridge chip oscillator according to an embodiment of the invention.
Fig. 5 is a schematic diagram of a calibration flow according to an embodiment of the invention.
Fig. 6 is a schematic diagram of a mobile terminal according to an embodiment of the invention.
Detailed Description
Other advantages and effects of the present invention will become apparent to those skilled in the art from the following disclosure, which describes the embodiments of the present invention with reference to specific examples. The invention may be practiced or carried out in other embodiments that depart from the specific details, and the details of the present description may be modified or varied from the spirit and scope of the present invention. It should be noted that the following embodiments and features in the embodiments may be combined with each other without conflict.
In the following description, reference is made to the accompanying drawings, which illustrate several embodiments of the invention. It is to be understood that other embodiments may be utilized and that mechanical, structural, electrical, and operational changes may be made without departing from the spirit and scope of the present invention. The following detailed description is not to be taken in a limiting sense, and the scope of embodiments of the present invention is defined only by the claims of the issued patent. The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. Spatially relative terms, such as "upper," "lower," "left," "right," "lower," "below," "lower," "above," "upper," and the like, may be used herein to facilitate a description of one element or feature as illustrated in the figures relative to another element or feature.
Throughout the specification, when a portion is said to be "connected" to another portion, this includes not only the case of "direct connection" but also the case of "indirect connection" with other elements interposed therebetween. In addition, when a certain component is said to be "included" in a certain section, unless otherwise stated, other components are not excluded, but it is meant that other components may be included.
The first, second, and third terms are used herein to describe various portions, components, regions, layers and/or sections, but are not limited thereto. These terms are only used to distinguish one portion, component, region, layer or section from another portion, component, region, layer or section. Thus, a first portion, component, region, layer or section discussed below could be termed a second portion, component, region, layer or section without departing from the scope of the present invention.
Furthermore, as used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context indicates otherwise. It will be further understood that the terms "comprises," "comprising," "includes," and/or "including" specify the presence of stated features, operations, elements, components, items, categories, and/or groups, but do not preclude the presence, presence or addition of one or more other features, operations, elements, components, items, categories, and/or groups. The terms "or" and/or "as used herein are to be construed as inclusive, or meaning any one or any combination. Thus, "A, B or C" or "A, B and/or C" means "any of the following: a, A is as follows; b, a step of preparing a composite material; c, performing operation; a and B; a and C; b and C; A. b and C). An exception to this definition will occur only when a combination of elements, functions or operations are in some way inherently mutually exclusive.
The invention relates to a real-time calibration method of a crystal oscillator-free display bridge chip oscillator, which uses a stable and reliable high-speed receiving synchronous clock signal clock sent by a mobile terminal host chip as a calibration clock, and completes the calibration of each oscillator in a VFP interval of frame blanking. The invention can solve the temperature drift problem of the chip without adding any extra cost and design difficulty.
Meanwhile, in order to make the objects, technical solutions and advantages of the present invention more apparent, the technical solutions in the embodiments of the present invention will be further described in detail by the following examples with reference to the accompanying drawings. It should be understood that the specific embodiments described herein are for purposes of illustration only and are not intended to limit the scope of the invention.
Before explaining the present invention in further detail, terms and terminology involved in the embodiments of the present invention will be explained, and the terms and terminology involved in the embodiments of the present invention are applicable to the following explanation:
<1> MIPI (Mobile Industry Processor Interface) is a consortium established by ARM, ST, TI and other companies, and is aimed at determining and pushing the openness standard of the mobile application processor interface, establishing a specification for the standard hardware and software interfaces of the mobile application processor, reducing the complexity of design, and improving the flexibility of design, such as the common camera interface CSI, display interface DSI, radio frequency interface DiqRF, microphone/horn interface and the like. MIPI is an interface standard that includes an application layer, a protocol layer, and a physical layer.
<2>D-PHY: definition of DSI (serial display interface) and CSI (serial camera interface) on physical layer is provided, and data is transmitted by using one differential clock and 1-4 pairs of differential data lines. The physical layer of the D-PHY supports both HS (High Speed) and LP (LowPower) modes of operation. The low voltage differential signal is adopted in the HS mode for transmitting the image signal, the DDR mode is adopted in the data transmission, namely, the data transmission is carried out on the upper edge and the lower edge of the clock, the data transmission rate is 80M-2.5 Gbps, and the power consumption is higher. And in the LP mode, a single-ended signal (LVCMOS signal) is adopted and used for transmitting an initialization control signal, the data rate is small by 10Mbps, and the power consumption is low. The most widely used MIPI is currently available.
<3> a Phase-locked loop (PLL) is a frequency and Phase synchronization technique implemented using feedback control principles, which functions to synchronize a clock output from a circuit with a reference clock external thereto. When the frequency or phase of the reference clock changes, the phase locked loop detects this change and adjusts the output frequency through its internal feedback system until the two are re-synchronized, which is also referred to as "phase locked".
The embodiments of the present invention will be described in detail below with reference to the attached drawings so that those skilled in the art to which the present invention pertains can easily implement the present invention. This invention may be embodied in many different forms and is not limited to the embodiments described herein.
Fig. 1 shows a schematic structural diagram of a real-time calibration system of a crystal oscillator-free display bridge chip oscillator according to an embodiment of the invention.
In the mobile terminal, the mobile terminal may be various electronic devices with display screen, including but not limited to a smart phone, a tablet computer, an e-book reader, an MP4 (Moving picture e interface display perts Group Audio Layer IV, dynamic image expert compression standard audio layer 4) player, a laptop, etc.
The system comprises: a mobile terminal host chip 1, a crystal oscillator-free display bridge chip 2 and a display screen 3;
the peripheral circuit of the mobile terminal host chip 1 is provided with a crystal oscillator and is in communication connection with the display bridge chip through an MIPI D-PHY protocol by adopting a phase-locked loop, and is used for sending display data to the display bridge chip 2 in real time and receiving a synchronous clock signal (clk_mipi_rx) at a high speed; because the peripheral circuit of the mobile terminal host chip 1 is provided with a crystal oscillator and adopts a phase-locked loop, the clk_mipi_rx clock provided by the mobile terminal host chip 1 is a clock source which is accurate and stable and does not generate temperature drift.
The display bridge chip 2, the peripheral circuit has no crystal oscillator, is provided with a plurality of oscillators, is in communication connection with the display screen 3 through MIPID-PHY protocol, is used for transmitting the display data to the display screen 3 in real time, and calibrates each oscillator based on a high-speed receiving synchronous clock signal sent by the mobile terminal host chip in a corresponding frame blanking VFP interval. The frame blanking region refers to a time region from the end of the last display data of the current frame to the start of the first display data of the next frame. VFP (Vertical front porch) is a sub-interval in the frame blanking region in which calibration is completed.
The display screen 3 can be selected according to actual requirements; for example, a flat display screen, a flexible display screen, a curved display screen, a foldable display screen, a bendable display screen, or a stretchable display screen; the display screen 3 may be an organic light emitting display screen including an organic light emitting element, a display screen including an inorganic light emitting element, or a display screen including a light emitting element including or constituted of a combination of an inorganic material and an organic material, but is not limited thereto. Preferably, the display screen is an LCD display screen.
When in use, the display bridging chip 2 is welded on the back side of the display screen 3, and then is buckled into the mobile phone host.
In a specific embodiment, the mobile terminal host chip 1 and the display screen 3 employ MIPI D-PHY interfaces, that is, clk_tx (transmit synchronous clock) and clk_rx (receive synchronous clock) are independent physical lines in data communication, rather than the C-PHY needing to recover the source clock using a local clock. Therefore, the mobile terminal host chip transmits the display data and receives the synchronous clock signal at high speed by adopting the MIPI D-PHY interface.
Wherein, the mobile terminal host chip 1 transmits the display data of each frame through the differential data line and transmits the high-speed receiving synchronous clock signal of each frame through the differential clock line.
Preferably, the mobile terminal host chip uses 1 pair of differential clock lines and 4 pairs of differential data lines to transmit the high-speed reception synchronization clock signal and display data.
In one embodiment, calibrating each oscillator based on the high-speed receiving synchronization clock signal sent by the mobile terminal host chip in the VFP interval of the corresponding frame blanking includes:
configuring calibration parameters for the display bridge chip; specifically, the display bridge chip is configured with calibration parameters through software.
Based on the calibration parameters, calibrating each oscillator according to the received high-speed receiving synchronous clock signal in the corresponding VFP interval of the frame blanking.
In an embodiment, configuring calibration parameters for the display bridge chip includes:
(1) Configuring the time length of the VFP interval of the frame blanking for determining the VFP interval of the frame blanking; a typical value for the VFP interval length setting is 100 lines of data, with the time for each line of data being dependent on the screen resolution.
(2) Configuring calibration parameters of each oscillator; and respectively setting corresponding calibration parameters based on the parameters of the oscillators.
(3) The frequency division coefficient of the high-speed reception synchronous clock signal is configured for dividing the frequency of the received high-speed reception synchronous clock signal.
(4) The calibration frame number parameter used for setting one calibration is configured to determine how many frames are spaced to calibrate each oscillator once.
In one embodiment, the display bridge chip 2 includes:
a MIPI controller for transmitting a frame blanking signal based on the configured calibration frame number parameter;
and the calibration module is connected with the MIPI controller and is used for calibrating each oscillator in the corresponding VFP interval of the frame blanking by taking the high-speed receiving synchronous clock signal which is subjected to frequency division by adopting the frequency division coefficient as a calibration clock based on the time length of the VFP interval of the frame blanking configured by the MIPI controller and the calibration parameters of each oscillator configured by the calibration module when receiving the frame blanking signal.
Specifically, as shown in fig. 2, the high-speed receiving synchronous clock signal is divided based on the frequency division coefficient, and the divided high-speed receiving synchronous clock signal is used as a calibration clock to be sent to the calibration module; the MIPI controller sends a frame blanking signal when calibration is needed based on the configured calibration frame number parameter; the calibration module calibrates each oscillator in the VFP interval of the frame blanking by taking the frequency-divided high-speed receiving synchronous clock signal as a calibration clock based on the VFP interval time length of the frame blanking configured for the MIPI controller and the calibration parameters of each oscillator when receiving the frame blanking signal (vertical blanking flag).
In a specific embodiment, the MIPI controller is configured to generate a corresponding frame blanking signal (vertical blanking flag) for display data of each frame, and perform a number of frames based on the configured calibration frame number parameter, and send the frame blanking signal of the corresponding frame after a set frame interval, so as to calibrate each oscillator in a VFP interval of frame blanking between the corresponding frame and a next frame.
In order to better illustrate the real-time calibration method of the crystal oscillator-free display bridge chip oscillator, the present invention provides the following specific embodiments.
Example 1: a real-time calibration system for a crystal oscillator-free mobile phone display bridge chip oscillator. Fig. 3 is an application scenario architecture diagram of a real-time calibration system for a bridge chip oscillator for a mobile phone display in this embodiment.
The system comprises: cell phone host, bridge chip and LCD screen.
The mobile phone host and the LCD screen adopt MIPI D-PHY interfaces; the peripheral circuit of the mobile phone host chip is provided with a crystal oscillator and adopts a PLL, so that the clk_mipi_rx clock provided by the host chip is a precise and stable clock source without temperature drift.
The mobile phone host transmits the clk_mipi_rx and rx data through 1clk lane and 4data lane; the bridge chip calibrates each oscillator according to clk_mipi_rx serving as a reference clock calibrated by the bridge chip oscillator, and sends tx data to the LCD screen in real time for display. For the inherent characteristic of the application scene of the bridge chip displayed by the mobile phone, clk_mipi_rx is used as a reference clock for calibrating the bridge chip oscillator, and calibration is completed in a VFP interval of frame blanking, so that the temperature drift problem is solved, and the purpose of real-time calibration is achieved.
The specific steps of calibrating each oscillator by the mobile phone display bridge chip according to clk_mipi_rx serving as a reference clock calibrated by the bridge chip oscillator include:
configuring parameters of an MIPI controller, and setting the time length of a VFP interval of frame blanking;
configuring various oscillator calibration parameters of a calibration module;
configuring a frequency division coefficient of clk_mipi_rx;
configuring a calibration frame number parameter to represent how many frames to calibrate once;
after the configuration of each parameter is completed, as shown in fig. 4, when the bridge chip transmits tx data to the LCD screen and enters the VFP interval, a vertical blanking flag signal is given to the calibration module to trigger calibration, the divided clk_mipi_rx is used as a reference clock to start the calibration of each osilla, and the calibration is completed before the VFP of the frame blanking is completed.
Similar to the principles of the above embodiments, the present invention provides a real-time calibration method for a crystal oscillator-free display bridge chip oscillator.
Specific embodiments are provided below with reference to the accompanying drawings:
fig. 5 shows a flow chart of a real-time calibration method of a crystal oscillator-free display bridge chip oscillator in an embodiment of the invention.
The method comprises the following steps:
step S1: and sending display data to a display bridge chip provided with a plurality of oscillators in real time through the mobile terminal host chip and receiving synchronous clock signals at a high speed.
In detail, the peripheral circuit of the mobile terminal host chip is provided with a crystal oscillator and adopts a phase-locked loop.
In one embodiment, the mobile terminal host chip sends display data to the display bridge chip in real time and receives the synchronous clock signal at high speed.
In one embodiment, the mobile terminal host chip employs 1 pair of differential clock lines and 4 pairs of differential data lines to transmit the high-speed receive synchronous clock signal and display data.
Step S2: and the display bridging chip transmits the display data to the display screen in real time, and calibrates all oscillators based on a high-speed receiving synchronous clock signal sent by the mobile terminal host chip in a corresponding frame blanking VFP interval.
In an embodiment, the calibrating each oscillator based on the high-speed receiving synchronous clock signal sent by the mobile terminal host chip in the VFP interval of the corresponding frame blanking includes: configuring calibration parameters for the display bridge chip; based on the calibration parameters, calibrating each oscillator according to the received high-speed receiving synchronous clock signal in the corresponding VFP interval of the frame blanking.
In an embodiment, the configuring calibration parameters for the display bridge chip includes: configuring the time length of the VFP interval of frame blanking, configuring the calibration parameters of each oscillator, configuring the frequency division coefficient of a high-speed receiving synchronous clock signal and configuring the calibration frame number parameter used for representing the calibration of a set frame.
In an embodiment, the calibrating each oscillator according to the received high-speed receiving synchronous clock signal in the VFP interval of the corresponding frame blanking based on the calibration parameter includes:
when the calibration module receives a frame blanking signal sent by the MIPI controller based on the configured calibration frame number parameter, the calibration module calibrates each oscillator in the corresponding frame blanking VFP interval by taking the high-speed receiving synchronous clock signal divided by the frequency division coefficient as a calibration clock based on the VFP interval time length of the frame blanking configured by the MIPI controller and the calibration parameter of each oscillator configured by the calibration module.
In one embodiment, a frame blanking signal transmitted by the MIPI controller based on a configured calibration frame number parameter comprises: the MIPI controller generates corresponding frame blanking signals for the display data of each frame respectively, and transmits the frame blanking signals of the corresponding frames based on the configured calibration frame number parameters.
In one embodiment, the display screen is an LCD display screen.
Fig. 6 shows a schematic structural diagram of a mobile terminal according to an embodiment of the present invention.
The mobile terminal may include a mobile terminal such as a cell phone, tablet computer, notebook computer, palm top computer, personal digital assistant (Personal Digital Assistant, PDA), portable media player (Portable Media Player, PMP), navigation device, wearable device, smart bracelet, pedometer, etc.
The mobile terminal includes: the crystal oscillator-free display bridge chip oscillator real-time calibration system 10 capable of realizing the functions of the above embodiments is not described herein.
In addition, the mobile terminal may further include: radio frequency unit, wiFi module, audio output unit, A/V (audio/video) input unit, sensor, user input unit, interface unit, memory, processor, and power supply etc..
In summary, the real-time calibration system and method for the oscillator of the display bridge chip without crystal oscillator and the mobile terminal provided by the invention use the stable and reliable high-speed receiving synchronous clock signal clock sent by the mobile terminal host chip as the calibration clock, and complete the calibration of each oscillator in the VFP interval of frame blanking. The invention can solve the temperature drift problem of the chip without adding any extra cost and design difficulty. Therefore, the invention effectively overcomes various defects in the prior art and has high industrial utilization value.
The above embodiments are merely illustrative of the principles of the present invention and its effectiveness, and are not intended to limit the invention. Modifications and variations may be made to the above-described embodiments by those skilled in the art without departing from the spirit and scope of the invention. It is therefore intended that all equivalent modifications and changes made by those skilled in the art without departing from the spirit and technical spirit of the present invention shall be covered by the appended claims.

Claims (10)

1. A crystal oscillator-free display bridge chip oscillator real-time calibration system, the system comprising: a mobile terminal host chip, a display bridging chip and a display screen;
the mobile terminal host chip is provided with a crystal oscillator and adopts a phase-locked loop to be in communication connection with the display bridge chip, and is used for sending display data to the display bridge chip in real time and receiving synchronous clock signals at a high speed;
the display bridging chip is provided with a plurality of oscillators, is in communication connection with the display screen, and is used for transmitting the display data to the display screen in real time, and calibrating each oscillator based on a high-speed receiving synchronous clock signal sent by the mobile terminal host chip in a corresponding frame blanking VFP interval.
2. The crystal oscillator-free real-time calibration system of a display bridge chip oscillator of claim 1, wherein the mobile terminal host chip transmits the display data and receives a synchronous clock signal at a high speed using a MIPID-PHY interface.
3. The system for calibrating oscillators of a crystal oscillator-free display bridge chip according to claim 2, wherein calibrating each oscillator based on a high-speed reception synchronization clock signal transmitted by the mobile terminal host chip in a VFP interval of corresponding frame blanking comprises:
configuring calibration parameters for the display bridge chip;
based on the calibration parameters, calibrating each oscillator according to the received high-speed receiving synchronous clock signal in the corresponding VFP interval of the frame blanking.
4. The crystal oscillator-free display bridge chip oscillator real-time calibration system of claim 3, wherein said configuring calibration parameters for said display bridge chip comprises:
configuring the time length of the VFP interval of frame blanking, configuring the calibration parameters of each oscillator, configuring the frequency division coefficient of a high-speed receiving synchronous clock signal and configuring the calibration frame number parameter used for representing the calibration of a set frame.
5. The crystal oscillator-free display bridge chip oscillator real-time calibration system of claim 4, wherein the display bridge chip comprises:
a MIPI controller for transmitting a frame blanking signal based on the configured calibration frame number parameter;
and the calibration module is connected with the MIPI controller and is used for calibrating each oscillator in the corresponding VFP interval of the frame blanking by taking the high-speed receiving synchronous clock signal which is subjected to frequency division by adopting the frequency division coefficient as a calibration clock based on the time length of the VFP interval of the frame blanking configured by the MIPI controller and the calibration parameters of each oscillator configured by the calibration module when receiving the frame blanking signal.
6. The crystal oscillator-free real-time calibration system of a display bridge chip oscillator of claim 5, wherein the MIPI controller is configured to generate a corresponding frame blanking signal for display data of each frame, respectively, and to transmit the frame blanking signal of the corresponding frame based on the configured calibration frame number parameter.
7. The crystal oscillator-free real-time calibration system of a display bridge chip oscillator of claim 2, wherein the mobile terminal host chip uses 1 pair of differential clock lines and 4 pairs of differential data lines to transmit the high-speed receive synchronous clock signal and display data.
8. The crystal oscillator-free display bridge chip oscillator real-time calibration system according to claim 1, wherein the display screen is an LCD display screen.
9. A method for calibrating a crystal oscillator-free display bridge chip oscillator in real time, the method comprising:
transmitting display data in real time and receiving synchronous clock signals at high speed to a display bridge chip provided with a plurality of oscillators through the mobile terminal host chip; the peripheral circuit of the mobile terminal host chip is provided with a crystal oscillator and adopts a phase-locked loop;
and the display bridging chip transmits the display data to the display screen in real time, and calibrates all oscillators based on a high-speed receiving synchronous clock signal sent by the mobile terminal host chip in a corresponding frame blanking VFP interval.
10. A mobile terminal, comprising:
a crystal oscillator free display bridge chip oscillator real-time calibration system as claimed in any one of claims 1 to 8.
CN202310692800.3A 2023-06-12 2023-06-12 Crystal oscillator-free display bridge chip oscillator real-time calibration system, method and mobile terminal Pending CN116707520A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202310692800.3A CN116707520A (en) 2023-06-12 2023-06-12 Crystal oscillator-free display bridge chip oscillator real-time calibration system, method and mobile terminal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202310692800.3A CN116707520A (en) 2023-06-12 2023-06-12 Crystal oscillator-free display bridge chip oscillator real-time calibration system, method and mobile terminal

Publications (1)

Publication Number Publication Date
CN116707520A true CN116707520A (en) 2023-09-05

Family

ID=87842858

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202310692800.3A Pending CN116707520A (en) 2023-06-12 2023-06-12 Crystal oscillator-free display bridge chip oscillator real-time calibration system, method and mobile terminal

Country Status (1)

Country Link
CN (1) CN116707520A (en)

Similar Documents

Publication Publication Date Title
JP6822400B2 (en) Transmitters, receivers, and communication systems, as well as signal transmission methods, signal reception methods, and communication methods.
KR101861723B1 (en) Devices and method of adjusting synchronization signal preventing tearing and flicker
EP2552026B1 (en) Low output skew double data rate serial encoder
CN100566165C (en) Data transfer controller and electronic equipment
US20170041086A1 (en) Data transmission apparatus for changing clock signal at runtime and data interface system including the same
US10554865B2 (en) Display controller for generating video sync signal using external clock, an application processor including the controller, and an electronic system including the controller
JP2021500810A (en) BWP switching method for asymmetric spectrum, terminals and network equipment
US7818484B2 (en) Multimedia data communication method and system
US20210105651A1 (en) Measurement gap processing method, terminal, and network node
US7917173B2 (en) Multimedia data communication method and system
WO2020192371A1 (en) Touch screen detection chip combination and terminal device
KR20210127409A (en) Ois circuit, ois device with a synchronization function between a single sensor and multiple drivers, and its operation method
US20050156649A1 (en) Apparatus and method for generating clock signal
CN110035504A (en) A kind of determination method, terminal and the base station of spatial relationship
KR20080073073A (en) Duel camera module
CN116707520A (en) Crystal oscillator-free display bridge chip oscillator real-time calibration system, method and mobile terminal
CN109710549B (en) General I/O-based MIPI (Mobile industry processor interface) circuit in programmable chip
KR100487305B1 (en) Mobile Liquid Crystal Display
JP2012083638A (en) Portable terminal device
TWM590269U (en) Touch screen detection chip assembly and terminal device
JP2006085136A (en) System-on-panel
JP6634586B2 (en) Signal transceiver
KR20200143910A (en) Image device and operating method thereof
US20130135527A1 (en) Display device and image display method
JP2003152745A (en) Data transmission system, transmitter, and receiver

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination