CN116526835A - Voltage converter, battery module and power supply system - Google Patents

Voltage converter, battery module and power supply system Download PDF

Info

Publication number
CN116526835A
CN116526835A CN202210074453.3A CN202210074453A CN116526835A CN 116526835 A CN116526835 A CN 116526835A CN 202210074453 A CN202210074453 A CN 202210074453A CN 116526835 A CN116526835 A CN 116526835A
Authority
CN
China
Prior art keywords
voltage
circuit
level
boost
feedback
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202210074453.3A
Other languages
Chinese (zh)
Inventor
杨准
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CN202210074453.3A priority Critical patent/CN116526835A/en
Publication of CN116526835A publication Critical patent/CN116526835A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/0063—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with circuits adapted for supplying loads from the battery
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/34—Parallel operation in networks using both storage and other dc sources, e.g. providing buffering
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J2207/00—Indexing scheme relating to details of circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J2207/20—Charging or discharging characterised by the power electronics converter
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Dc-Dc Converters (AREA)

Abstract

The disclosure relates to a voltage converter, a battery module and a power supply system, and relates to the field of new energy. The voltage converter includes: a first booster circuit and a second booster circuit configured to store electric energy from an input terminal thereof for a period of time at which a control terminal thereof is at a first level, and to boost-convert an electric signal from the input terminal thereof with the stored electric energy for a period of time at which the control terminal thereof is at a second level; control circuitry configured to: switching the control terminal of the first booster circuit to a first level in response to a first clock trigger signal, and switching the control terminal of the first booster circuit to a second level in response to the output voltage of the first booster circuit falling to a first threshold; the control terminal of the second boost circuit is turned to the first level in response to the second clock trigger signal, and the control terminal of the second boost circuit is turned to the second level in response to the output voltage of the second boost circuit dropping to the second threshold. Thus, stable boost conversion can be realized in the context of parallel battery power supply.

Description

Voltage converter, battery module and power supply system
Technical Field
The disclosure relates to the field of new energy, in particular to a voltage converter, a battery module and a power supply system.
Background
With the development of new energy technology, lithium battery energy storage has been receiving more and more attention. In order to meet the actual power supply requirement of the device, in practical application, single battery cells need to be connected in series or in parallel to obtain higher output voltage or larger battery capacity. Under the scene of serial power supply, the output voltage is the sum of the voltages of all the power batteries, the capacity of the batteries is unchanged, and the internal resistance is increased. Under the scene of parallel power supply, the output voltage is unchanged, the battery capacity is the sum of the capacities of all the power batteries, the internal resistance is reduced, and the power supply time is prolonged.
Currently, battery management systems (Battery Management System, BMS) are the most common power implementations based on multiple battery cells in series. The battery is connected in series to increase the output voltage of the battery and simultaneously to enlarge the problem of adverse effect of the inconsistency of the battery on the battery module, so that the safety performance of the lithium battery is greatly reduced. In this regard, battery management systems, which primarily monitor, control and communicate to avoid overcharging or overdischarging of the battery, are currently considered to be the most effective lithium battery safety performance control systems. However, the control mode of the battery management system is based on monitoring, and as if a fire fighter were wearing a fire extinguisher beside a fire source, the fire is extinguished at the first time once smoke is found, but the safety problem cannot be fundamentally improved.
Compared with the serial power supply, the parallel power supply has higher capacity utilization rate, longer service life and better safety. However, the parallel power supply requires a voltage converter to boost the output voltage, which is very difficult for a parallel lithium battery cell with low output voltage and large voltage fluctuation range, the working condition of low voltage and large current of the parallel lithium battery cell puts an extremely high requirement on the magnetic core of a high-frequency transformer in the traditional isolated voltage converter, and the traditional non-isolated voltage converter has the problem that the output current is greatly interrupted and the back end is difficult to provide power support.
Disclosure of Invention
The embodiment of the disclosure provides a voltage converter, a battery module and a power supply system, which can realize stable boost conversion under the scene of parallel power supply of batteries. The technical scheme is as follows:
in a first aspect, a voltage converter is provided, the voltage converter comprising: the first booster circuit, the second booster circuit, the first isolation circuit, the second isolation circuit and the control circuit; wherein,,
the input ends of the first voltage boosting circuit and the second voltage boosting circuit are connected with the voltage input end of the voltage converter, the output end of the first voltage boosting circuit is connected with the voltage output end of the voltage converter through two ends of the first isolation circuit, and the output end of the second voltage boosting circuit is connected with the voltage output end of the voltage converter through two ends of the second isolation circuit;
The first switch control end of the control circuit is connected with the control end of the first boost circuit, the second switch control end of the control circuit is connected with the control end of the second boost circuit, the first feedback end of the control circuit is connected with the output end of the first boost circuit, and the second feedback end of the control circuit is connected with the output end of the second boost circuit;
the first boost circuit and the second boost circuit are each configured to store electric energy from an input terminal thereof during a period in which a control terminal thereof is at a first level, and to boost-convert an electric signal from the input terminal thereof with the stored electric energy during a period in which the control terminal thereof is at a second level;
the first isolation circuit and the second isolation circuit are configured to prevent mutual interference of the electric signals after boost conversion by the first boost circuit and the second boost circuit;
the control circuit is configured to:
converting the level at the first switch control terminal to the first level in response to a first clock trigger signal, and converting the level at the first switch control terminal to the second level in response to the voltage value of the electrical signal at the first feedback terminal falling to a first threshold;
Converting the level at the second switch control terminal to the first level in response to a second clock trigger signal, and converting the level at the second switch control terminal to the second level in response to the voltage value of the electrical signal at the second feedback terminal falling to a second threshold;
wherein the first clock trigger signal and the second clock trigger signal are alternately triggered with an alternation of clock cycles.
In one possible implementation manner, the first isolation circuit includes a first choke, and an output end of the first boost circuit is connected with a voltage output end of the voltage converter through two ends of the first choke; the second isolation circuit comprises a second choke coil, and the output end of the second boost circuit is connected with the voltage output end of the voltage converter through two ends of the second choke coil.
In one possible implementation, the control circuit includes a first feedback sub-circuit, a second feedback sub-circuit and a control chip,
the first feedback sub-circuit is respectively connected with the first feedback end and a first feedback pin of the control chip, the second feedback sub-circuit is respectively connected with the second feedback end and a second feedback pin of the control chip, a first output pin of the control chip is connected with the first switch control end, and a second output pin of the control chip is connected with the second switch control end;
The control chip is configured to:
providing a first voltage signal to the first output pin in response to a rising edge of a clock signal that is the first time trigger signal to transition a level at the first switch control terminal to the first level;
providing a second voltage signal to the first output pin to transition a level at the first switch control terminal to the second level in response to a voltage value of the electrical signal at the first feedback pin being below a voltage value of a first reference voltage corresponding to the first threshold;
providing the first voltage signal to the second output pin in response to a falling edge of the clock signal as the second timing trigger signal to transition a level at the second switch control terminal to the first level;
and in response to the voltage value of the electrical signal at the second feedback pin being below the voltage value of a second reference voltage corresponding to the second threshold, providing the second voltage signal to the second output pin to transition the level at the second switch control terminal to the second level.
In one possible implementation manner, the first feedback sub-circuit includes a first resistor and a second resistor, a first feedback pin of the control chip is connected to the first feedback end through two ends of the first resistor, and a first feedback pin of the control chip is connected to a common end of the voltage converter through two ends of the second resistor; the second feedback sub-circuit comprises a third resistor and a fourth resistor, a second feedback pin of the control chip is connected with the second feedback end through two ends of the third resistor, and a second feedback pin of the control chip is connected with a common end of the voltage converter through two ends of the fourth resistor.
In one possible implementation, the first boost circuit includes a first energy storage inductance, a first switching transistor, and a first freewheeling diode, and the second boost circuit includes a second energy storage inductance, a second switching transistor, and a second freewheeling diode; wherein,,
the first end of the first energy storage inductor is connected with the input end of the first boost circuit, the second end of the first energy storage inductor is respectively connected with the first pole of the first switch transistor and the positive pole of the first freewheel diode, the negative pole of the first freewheel diode is connected with the output end of the first boost circuit, the grid electrode of the first switch transistor is connected with the control end of the first boost circuit, and the second pole of the first switch transistor is connected with the common end of the voltage converter;
the first end of the second energy storage inductor is connected with the input end of the second boost circuit, the second end of the second energy storage inductor is respectively connected with the first pole of the second switch transistor and the positive pole of the second freewheel diode, the negative pole of the second freewheel diode is connected with the output end of the second boost circuit, the grid electrode of the second switch transistor is connected with the control end of the second boost circuit, and the second pole of the second switch transistor is connected with the common end of the voltage converter.
In one possible implementation, the voltage converter further includes at least one of a first capacitance, a second capacitance, a third capacitance, and a fourth capacitance; wherein,,
two ends of the first capacitor are respectively connected with the input end of the first boost circuit and the common end of the voltage converter;
two ends of the second capacitor are respectively connected with the input end of the second boost circuit and the common end of the voltage converter;
two ends of the third capacitor are respectively connected with the output end of the first boost circuit and the common end of the voltage converter;
and two ends of the fourth capacitor are respectively connected with the output end of the second boost circuit and the common end of the voltage converter.
In a second aspect, a battery module is provided, the battery module includes a battery cell unit and a multi-stage boost converter, a first stage boost converter in the multi-stage boost converter is any one of the voltage converters described above, an anode of the battery cell unit is connected to an anode of the battery module sequentially through a voltage input end and a voltage output end of each stage in the multi-stage boost converter, and a cathode of the battery cell unit and a common end of each stage in the multi-stage boost converter are both connected to a cathode of the battery module.
In one possible implementation, the cell unit includes a plurality of cells connected in parallel between the positive and negative poles of the cell unit.
In a third aspect, a power supply system is provided, where the power supply system includes a plurality of battery modules of any one of the above, a positive voltage bus of the power supply system is respectively connected to a positive terminal of each battery module, and a negative voltage bus of the power supply system is respectively connected to a negative terminal of each battery module.
In one possible implementation manner, the power supply system further includes a plurality of charging modules and inverters respectively connected to the positive voltage bus and the negative voltage bus, each charging module is respectively connected to the positive electrode end and the negative electrode end of a corresponding one of the battery modules, and power supply ends of the plurality of charging modules are connected to the same charging bus.
As can be seen from the above technical solution, for the case of parallel battery supply, the above voltage converter can operate as follows: when the voltage value at the voltage input end changes, the time length of the first voltage boosting circuit and the second voltage boosting circuit for storing electric energy in each clock period changes as the first threshold value and the second threshold value are fixed; the smaller the voltage value at the voltage input, the longer the first and second boost circuits store power (i.e., take longer to accumulate power required for boost conversion) per clock cycle, but the voltage at the output remains substantially at a level above the first threshold and the voltage at the output remains substantially at a level above the second threshold; further, the first boost circuit and the second boost circuit may provide the boost-converted power output to the voltage output terminal in a time-sharing manner. Therefore, the voltage converter can provide stable power output for the boost voltage converter connected with the rear end under the condition of parallel battery power supply, so that stable boost conversion under the condition of parallel battery power supply is realized, the defects of high requirement on battery consistency, limited capacity and poor safety of a traditional serial power supply mode are overcome, and the product performance of a battery module is further improved.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present disclosure, the drawings required for the description of the embodiments will be briefly introduced below, and it is obvious that the drawings in the following description are only some embodiments of the present disclosure, and other drawings may be obtained according to these drawings without inventive effort for a person of ordinary skill in the art.
Fig. 1 is a block diagram of a voltage converter provided in an embodiment of the present disclosure;
fig. 2 is a circuit configuration diagram of a voltage converter according to an embodiment of the present disclosure;
FIG. 3 is a schematic diagram of an operating state of the voltage converter shown in FIG. 2;
FIG. 4 is a schematic diagram of another operating state of the voltage converter shown in FIG. 2;
fig. 5 is a block diagram of a battery module according to an embodiment of the present disclosure;
fig. 6 is a block diagram of a power supply system according to an embodiment of the present disclosure.
Detailed Description
For the purposes of clarity, technical solutions and advantages of the present disclosure, the following further details the embodiments of the present disclosure with reference to the accompanying drawings.
In the related art, the power supply connection mode of the battery mainly includes a serial power supply mode and a parallel power supply mode. Under the condition that batteries are in series power supply, the output voltage is the sum of voltages of all the batteries, the capacity of the batteries is unchanged, and the internal resistance is increased. Under the condition that batteries are powered in parallel, the output voltage is unchanged, the battery capacity is the sum of the capacities of all the power batteries, the internal resistance is reduced, and the power-supplying time is prolonged. Compared with the serial power supply, the parallel power supply has higher capacity utilization rate, longer service life and better safety. However, the parallel power supply requires a stable boost conversion of the output voltage using a voltage converter, which is very difficult for parallel batteries with low output voltages and large voltage fluctuation ranges.
For example, the highest output voltage of lithium cells is typically 4.2V, the lowest output voltage is typically 2.2V, and the maximum voltage fluctuation rate is 191%, which means that if a plurality of parallel lithium cells are to be used to provide a voltage of 60V, the voltage converter used needs to stably output an output voltage of 60V in the case that the input voltage fluctuates in the range of 2.2 to 4.2V. If an isolated boost type DC/DC converter architecture is adopted, it is difficult to realize a high-frequency transformer meeting the use requirement, even if the designed high-frequency transformer can cope with low-voltage input with wide fluctuation, it is difficult to find a magnetic core material capable of matching, or only a high-frequency transformer with huge volume can be realized. If the non-isolated BOOST DC/DC converter architecture is adopted, the BOOST topology structure of the non-isolated BOOST DC/DC converter architecture belongs to a single-ended flyback topology structure, so that the voltage converter only has current output in a part of time periods, and the load current is almost zero in other time periods, which means that the voltage converter cannot provide power support for the rear end, that is, the voltage converter cannot realize relay BOOST by connecting other DC/DC converters in series in the rear end.
In view of the above, embodiments of the present disclosure provide a non-isolated voltage converter that can realize relay boosting by connecting other voltage converters in series at the rear end.
Fig. 1 is a block diagram of a voltage converter provided in an embodiment of the present disclosure. Referring to fig. 1, the voltage converter includes a first booster circuit 11, a second booster circuit 12, a control circuit 13, a first isolation circuit 14, and a second isolation circuit 15, and has the following connection relationship: the input end A1 of the first boost circuit 11 and the input end A2 of the second boost circuit 12 are connected with the voltage input end VIN of the voltage converter, the output end B1 of the first boost circuit 11 is connected with the voltage output end VOUT of the voltage converter through two ends of the first isolation circuit 14, the output end B2 of the second boost circuit 12 is connected with the voltage output end VOUT of the voltage converter through two ends of the second isolation circuit 15, the first switch control end SW1 of the control circuit 13 is connected with the control end C1 of the first boost circuit 11, the second switch control end SW2 of the control circuit 13 is connected with the control end C2 of the second boost circuit 12, the first feedback end FB1 of the control circuit 13 is connected with the output end B1 of the first boost circuit 11, and the second feedback end FB2 of the control circuit 13 is connected with the output end B2 of the second boost circuit 12.
The first booster circuit 11 and the second booster circuit 12 are each configured to store electric energy from the input terminal A1/A2 thereof during a period in which the control terminal C1/C2 is at a first level, and to boost-convert an electric signal from the input terminal A1/A2 thereof with the stored electric energy during a period in which the control terminal C1/C2 is at a second level and output the electric signal at the output terminal B1/B2 thereof. The storage of electric energy can be realized by using components such as an inductor or a capacitor, and the boost conversion can be realized by matching with components such as a transistor and a diode. In one example, the first booster circuit 11 and the second booster circuit 12 are each implemented with a BOOST circuit described in the related art, and the first booster circuit 11 and the second booster circuit 12 may have identical circuit structures or circuit structures different from each other.
The first and second isolation circuits 14 and 15 are configured to prevent the electric signals after the boost conversion by the first and second boost circuits 11 and 12 from interfering with each other. In one example, the first isolation circuit 14 is configured to conduct current from the output terminal B1 of the first booster circuit 11 to the voltage output terminal VOUT in one direction only, and the second isolation circuit 15 is configured to conduct current from the output terminal B2 of the second booster circuit 12 to the voltage output terminal VOUT in one direction only. In this way, mutual interference between the electric signals after the boost conversion by the first boost circuit 11 and the second boost circuit 12 can be avoided by means of the diode or the equivalent circuit structure thereof.
The control circuit 13 is configured to: in response to the first clock trigger signal, converting the level at the first switch control terminal SW1 to a first level, and in response to the voltage value of the electrical signal at the first feedback terminal FB1 dropping to a first threshold value, converting the level at the first switch control terminal SW1 to a second level; the level at the second switch control terminal SW2 is turned to the first level in response to the second clock trigger signal, and the level at the second switch control terminal SW2 is turned to the second level in response to the voltage value of the electrical signal at the second feedback terminal FB2 falling to the second threshold value. Wherein the first clock trigger signal and the second clock trigger signal are signals alternately triggered with the alternation of clock cycles; in one example, the first clock trigger signal is triggered once at the beginning of each clock cycle and the second clock trigger is triggered once at the middle of each clock cycle.
It can be inferred that at the start time of one clock cycle, the control circuit 13 changes the levels at the first switch control terminal SW1 and the control terminal C1 of the first booster circuit 11 to the first level in response to the first clock trigger signal triggered at this time, so that the first booster circuit 11 starts storing the electric energy from its input terminal A1 and stops boosting the electric signal from its input terminal A1 and then outputs at its output terminal B1. In this way, the voltage at the output terminal B1, which loses the output of the electrical signal, will slowly drop under the action of a capacitor such as a load capacitor (the voltage at the output terminal B2 will not affect this voltage drop process under the isolation action of the first isolation circuit 14 and the second isolation circuit 15), and when it drops to a preset first threshold value, the control circuit 13 changes the level at the control terminal C1 of the first switch control terminal SW1 and the first boost circuit 11 to a second level, so that the first boost circuit 11 stops storing the electrical energy from the input terminal A1 thereof and starts to boost-convert the electrical signal from the input terminal A1 thereof, and then outputs at the output terminal B1 thereof until the start time of the next clock cycle and repeats the above process.
Similarly, at an intermediate time of one clock cycle, the control circuit 13 changes the levels at the second switch control terminal SW2 and the control terminal C2 of the second booster circuit 12 to the first level in response to the second clock trigger signal triggered at this time, so that the second booster circuit 12 starts storing the electric energy from its input terminal A2 and stops boosting the electric signal from its input terminal A2 and then outputs at its output terminal B2. In this way, the voltage at the output terminal B2, which loses the output of the electrical signal, will slowly drop under the action of a capacitor such as a load capacitor (the voltage at the output terminal B1 will not affect this voltage drop process under the isolation action of the first isolation circuit 14 and the second isolation circuit 15), and when it drops to the preset second threshold value, the control circuit 13 changes the level at the control terminals C2 of the second switch control terminal SW2 and the second boost circuit 12 to the second level, so that the second boost circuit 12 stops storing the electrical energy from the input terminal A2 thereof and starts to boost-convert the electrical signal from the input terminal A2 thereof, and then outputs the electrical signal at the output terminal B2 thereof until the middle time of the next clock cycle and repeats the above process.
Considering the case where the voltage input terminal VIN of the voltage converter is connected to the parallel lithium battery cells whose output voltages fluctuate in the range of 2.2 to 4.2V, when the voltage value at the voltage input terminal VIN changes, the duration of storing electric energy by the first booster circuit 11 and the second booster circuit 12 in each clock cycle will change as the first threshold value and the second threshold value are fixed. The smaller the voltage value at the voltage input VIN, the longer the period of time during which the first boost circuit 11 and the second boost circuit 12 store power per clock cycle (i.e., the longer it takes to accumulate power required for boost conversion), but the voltage at the output B1 remains substantially at a level above the first threshold and the voltage at the output B2 remains substantially at a level above the second threshold. Further, the first booster circuit 11 and the second booster circuit 12 can provide the boosted power output to the voltage output terminal VOUT in a time-sharing manner. Therefore, the voltage converter of the embodiment of the disclosure can provide stable power output for the boost voltage converter connected with the rear end under the condition of parallel battery power supply, so that stable boost conversion under the condition of parallel battery power supply is realized, the defects of high requirement on battery consistency, limited capacity and poor safety of the traditional serial power supply mode are overcome, and the product performance of the battery module is further improved.
It should be noted that the control circuit 13 may include any form of digital circuit (e.g., gate circuit, field programmable gate array, microprocessor, central processing unit, etc.) and implement the control functions described above by means of its logic processing or operation functions. In one example, the above-mentioned process of responding to the transition level of the clock trigger signal may be implemented by a flip-flop connected to the clock signal, and the above-mentioned process of responding to the voltage value at the feedback terminal falling to the second threshold transition level may be implemented by a comparator connected to the feedback terminal and the reference voltage in cooperation with the flip-flop.
It should be further noted that the first threshold value and the second threshold value may be preset according to the application requirement and parameters of other devices, so that the first boost circuit 11 and the second boost circuit 12 alternately operate in a desired manner. In one example, a circuit sample of the voltage converter may be made, and the control circuit 13 replaced with a programmable processor for experimentally deriving a set point for which the first and second thresholds meet the desired operating requirements or a table of values corresponding to different operating parameters (e.g., rated output voltage, rated input voltage, rated output power, etc. of the voltage converter).
Fig. 2 is a circuit configuration diagram of a voltage converter according to an embodiment of the present disclosure. Referring to fig. 2, the voltage converter 10 includes a first boost circuit 11, a second boost circuit 12, a first feedback circuit 131, a second feedback circuit 132, a control chip IC1, a first isolation circuit 14, a second isolation circuit 15, a first capacitor CS1, a second capacitor CS2, a third capacitor CS3, and a fourth capacitor CS4. The voltage input terminal VIN of the voltage converter 10 is connected to the positive electrode of the cell unit 20 including a plurality of parallel cells, and the common terminal GND of the voltage converter 10 is connected to the negative electrode of the cell unit 20. The two ends of the first capacitor CS1 are respectively connected to the input end A1 of the first boost circuit 11 and the common end GND of the voltage converter 10, the two ends of the second capacitor CS2 are respectively connected to the input end A2 of the second boost circuit 12 and the common end GND of the voltage converter 10, the two ends of the third capacitor CS3 are respectively connected to the output end B1 of the first boost circuit 11 and the common end GND of the voltage converter 10, and the two ends of the fourth capacitor CS4 are respectively connected to the output end B2 of the second boost circuit 12 and the common end GND of the voltage converter 10. The first to fourth capacitors may function to filter out the ac noise at the corresponding positions, and in addition, the third capacitor CS3 may function to hold the voltage at the output terminal B1 of the first booster circuit 11, and the fourth capacitor CS4 may function to hold the voltage at the output terminal B2 of the second booster circuit 12.
As an example of the circuit configuration of the above-described isolation circuit, the first isolation circuit 131 and the second isolation circuit 132 of the embodiment of the present disclosure realize the above-described isolation function in a manner different from diode isolation. Referring to fig. 2, the first isolation circuit 14 includes a first choke CC1, and an output terminal B1 of the first boost circuit 11 is connected to the voltage output terminal VOUT of the voltage converter 10 through both ends of the first choke CC 1; the second isolation circuit 15 includes a second choke CC2, and an output terminal of the second boost circuit 12 is connected to the voltage output terminal VOUT of the voltage converter 10 through both ends of the second choke CC 2. In this way, the first choke CC1 and the second choke CC2 can block the current from the output terminal B1 to the output terminal B2 and the current from the output terminal B2 to the output terminal B1 through the coupling therebetween, and compared with a diode with a conduction voltage drop, the diode can reduce the voltage drop while realizing the isolation function by utilizing the characteristic of small resistance, and is particularly suitable for the application scenario of parallel power supply of the battery with lower input voltage. In addition, the first choke CC1 may form an LC filter circuit with the third capacitor CS3, and the second choke CC2 may form an LC filter circuit with the fourth capacitor CS4, which helps to reduce noise of the output electrical signal.
Referring to fig. 2, as an example of a circuit configuration of the boost circuit described above, the first boost circuit 11 of the embodiment of the present disclosure includes a first energy storage inductance L1, a first switching transistor Q1, and a first freewheeling diode D1, and the second boost circuit 12 of the embodiment of the present disclosure includes a second energy storage inductance L2, a second switching transistor Q2, and a second freewheeling diode D2. The first end of the first energy storage inductor L1 is connected to the input end of the first boost circuit 11, the second end of the first energy storage inductor L1 is respectively connected to the first pole of the first switching transistor Q1 and the positive pole of the first freewheeling diode D1, the negative pole of the first freewheeling diode D1 is connected to the output end of the first boost circuit 11, the gate of the first switching transistor Q1 is connected to the control end of the first boost circuit 11, and the second pole of the first switching transistor Q2 is connected to the common end GND of the voltage converter; the first end of the second energy storage inductor L2 is connected with the input end of the second boost circuit 12, the second end of the second energy storage inductor L2 is respectively connected with the first pole of the second switching transistor Q2 and the positive pole of the second freewheeling diode D2, the negative pole of the second freewheeling diode D2 is connected with the output end of the second boost circuit 12, the grid electrode of the second switching transistor Q2 is connected with the control end of the second boost circuit 12, and the second pole of the second switching transistor Q2 is connected with the common end GND of the voltage converter.
As an example of the circuit configuration of the control circuit 13 described above, referring to fig. 2, the control circuit 13 described above includes the first feedback sub-circuit 131, the second feedback sub-circuit 132, and the control chip IC1 in the embodiment of the present disclosure, and the connection relationships thereof are as follows: the first feedback sub-circuit 131 is respectively connected with the first feedback end FB1 and the first feedback pin F1 of the control chip IC1, the second feedback sub-circuit 132 is respectively connected with the second feedback end FB2 and the second feedback pin F2 of the control chip IC1, the first output pin S1 of the control chip IC1 is connected with the first switch control end SW1, and the second output pin S2 of the control chip IC1 is connected with the second switch control end SW2. Wherein the control chip IC1 is configured to: providing a first voltage signal to the first output pin S1 in response to a rising edge of the clock signal CLK as a first timing trigger signal to transition the level at the first switch control terminal SW1 to a first level (high level/on level of the first switch transistor Q1); in response to the voltage value of the electrical signal at the first feedback pin F1 being lower than the voltage value of the first reference voltage corresponding to the first threshold VTH1, providing a second voltage signal to the first output pin S1 to cause the level at the first switch control terminal SW1 to transition to a second level (low level/off level of the first switch transistor Q1); providing a first voltage signal to the second output pin S2 in response to a falling edge of the clock signal CLK as a second timing trigger signal to transition the level at the second switch control terminal SW2 to a first level (high level/on level of the second switching transistor Q2); in response to the voltage value of the electrical signal at the second feedback pin F2 being lower than the voltage value of the second reference voltage corresponding to the second threshold VTH2, the second voltage signal is provided to the second output pin S2 to shift the level at the second switch control terminal SW2 to the second level (low level/off level of the second switch transistor Q2).
As an example of a circuit configuration of a feedback circuit, see fig. 2: the first feedback sub-circuit 131 comprises a first resistor R1 and a second resistor R2, the first feedback pin F1 of the control chip IC1 is connected to the first feedback end FB1 through two ends of the first resistor R1, and the first feedback pin F1 of the control chip IC1 is connected to the common end GND of the voltage converter through two ends of the second resistor R2; the second feedback sub-circuit 132 includes a third resistor R3 and a fourth resistor R4, the second feedback pin F2 of the control chip IC1 is connected to the second feedback end FB2 through two ends of the third resistor R3, and the second feedback pin F2 of the control chip IC1 is connected to the common end GND of the voltage converter through two ends of the fourth resistor R4.
Fig. 3 is a schematic diagram of an operating state of the voltage converter shown in fig. 2. Based on the circuit configuration described above, the voltage converter of the embodiment of the present disclosure can realize the operation as described below.
The control chip IC1 can generate a clock signal CLK having a waveform as shown in FIG. 3 (in other examples, the control chip IC1 can also receive clock signals from outside through pins or wireless communication means) based on an internal clock flip-flop or equivalent structure, the first clock flip-flop is realized by the rising edge of the clock signal CLK, and the second clock flip-flop is realized by the falling edge of the clock signal CLK And (5) falling edge realization. Referring to fig. 2 and 3, at a first time t1 at which a rising edge of one clock signal CLK is located, the control circuit 13 turns the level at the first switch control terminal SW1 and the control terminal C1 of the first booster circuit 11 to a first level (i.e., the low level in fig. 3 is turned to a high level) in response to the rising edge, so that the first switch transistor Q1 in the first booster circuit 11 is turned on. At this time, the source and drain of the first switching transistor Q1 are equivalent to a wire, the positive electrode of the first freewheeling diode D1 is shorted to the common terminal GND, and the working current flows from the voltage input terminal VIN through the first energy storage inductor L1 and returns to the negative electrode of the cell unit 20 connected to the common terminal GND, so that the current value I flowing through the first energy storage inductor L1 L1 And increases continuously. In this process, the current passing through the first freewheeling diode D1 due to the short-circuit effect is almost zero, the output terminal B1 of the first boost circuit 11 loses the signal supply after the boost conversion, and the voltage value thereof continuously drops under the discharging effect of the capacitor structures such as the third capacitor CS3 and other coupling capacitors.
With continued reference to fig. 2 and 3, the control chip IC1 monitors the electric signal at the first feedback pin F1 divided by the first resistor R1 and the second resistor R2, and changes the level at the first switch control terminal SW1 and the control terminal C1 of the first boost circuit 11 to the second level (i.e., changes the high level in fig. 3 to the low level) at the second time t2 when the voltage value thereof is lower than the preset voltage value of the first reference voltage corresponding to the first threshold VTH1, so that the first switch transistor Q1 in the first boost circuit 11 is turned off, the first energy storage inductor L1 stops storing electric energy, and the current value I thereof L1 Reaching a peak. Thereafter, the positive voltage of the first freewheeling diode D1 is the sum of the voltage at the voltage input terminal VIN and the voltages across the first energy storage inductor L1, the first freewheeling diode D1 is turned on in the forward direction, the first energy storage inductor L1 begins to discharge electric energy along with the current value I L1 Gradually raising the voltage at the output terminal B1 until the rising edge of the next clock signal CLK comes, and repeating the above process with clock cycle alternation.
Similarly, referring to fig. 2 and 3, the operation of the second booster circuit 12 is substantially the same as that of the first booster circuit 11 (for example,current I flowing through the second energy storage inductance L2 L1 Waveform and current I of (2) L1 The difference is mainly that the third time t3 when the level at the control terminal C2 of the second boost circuit 12 is changed from the second level to the first level is the time when the falling edge of the clock signal CLK comes, and the fourth time t4 when the level at the control terminal C2 of the second boost circuit 12 is changed from the first level to the second level is the time after the third time t3 when the voltage value of the electric signal at the second feedback pin F2 divided by the third resistor R3 and the fourth resistor R4 is lower than the preset voltage value of the second reference voltage corresponding to the second threshold VTH 2.
It can be seen that, with the continuous alternation of clock cycles, the first boost circuit 11 and the second boost circuit 12 provide the boost-converted electric signal to the voltage output terminal VOUT in a time-sharing manner. For example, the period between the second time t2 and the rising edge of the next clock signal CLK in fig. 3 is a period in which the first booster circuit 11 supplies the boosted-voltage electric signal in one clock cycle, and the period between the fourth time t4 and the falling edge of the next clock signal CLK in fig. 3 is a period in which the second booster circuit 12 supplies the boosted-voltage electric signal in one clock cycle; there is an overlap between the two periods due to the fact that the length of both periods is greater than half the clock period (mainly determined by the magnitude of the input voltage, the set value of the first threshold value VTH1 and the set value of the second threshold value VTH 2), the two boost circuits together perform boost conversion during the overlap period, and the current I output from the voltage output terminal VOUT OUT The output currents of the first and second boost circuits 11, 12 are superimposed at the voltage output terminal VOUT, but the output current I is a continuous current (in an overlapping period between, for example, the second time t2 and the third time t3 OUT No abrupt change in the current value occurs under the inductive effect, and thus may appear as a rising and falling current waveform as shown in fig. 3).
Fig. 4 is a schematic diagram of another operating state of the voltage converter shown in fig. 2. As can be seen by comparing fig. 3 and 4, in the operating state shown in fig. 4, it is possible that due to the inputThe voltage is too low or the set values of the first threshold value VTH1 and the second threshold value VTH2 are too high, so that the period in which the first voltage boosting circuit 11 and the second voltage boosting circuit 12 perform voltage boosting conversion accounts for less than 50% of each clock cycle, and the output current I is supplied by the first voltage boosting circuit 11 B1 A period of non-zero and an output current I provided by the second boost circuit 12 B2 Periods of non-zero are offset from each other such that there may be a break in the current output from the voltage output terminal VOUT between the third time t3 and the second time t 2. As shown in fig. 4, between the third time t3 and the second time t2, neither the first booster circuit 11 nor the second booster circuit 12 provides the voltage output terminal VOUT with the boosted electric signal, and the output current I from the power supply source is lost at this time OUT The current value of (c) gradually decreases under the inductive effect and is temporarily recovered at the second time t 2. It can be seen that if the duration of the decrease in the current value is sufficiently short and/or the rate of the decrease in the current value is sufficiently slow, the output current I OUT No period of time exists in which the current value drops to zero during the whole operation process, so that the output current of the voltage converter is still continuous; conversely, if the current value decreases too long and the current value decreases too fast, the output current I OUT There may be a period of zero current value during the whole operation, and depending on the duration of the period, the back-end circuit may be affected.
It should be appreciated that the presence of a transient current interruption in each clock cycle does not necessarily result in the voltage converter 10 not being able to connect other boost converters at the back end together to achieve battery-parallel powered boost conversion, and thus whether this situation is acceptable should depend on the application requirements. In order to avoid this, the set values of the first threshold VTH1 and the second threshold VTH2 (specifically, the voltage values of the first reference voltage and the second reference voltage are adjusted accordingly in the example of fig. 2) may be adjusted downward in accordance with the magnitude and fluctuation range of the input voltage to ensure the continuity of the output current by reducing the voltage amplification factor.
It should be noted that the waveform diagrams shown in fig. 3 and fig. 4 are only used to schematically represent the trend of each voltage or current signal, and the voltage or current waveform at each node may be different from the shape of the schematic waveform shown in fig. 3 and fig. 4 in the actual test or actual operation.
Based on the same inventive concept, fig. 5 is a block diagram of a battery module according to an embodiment of the present disclosure. Referring to fig. 5, the battery module includes a battery cell unit 20, any one of the voltage converters 10 described above as a first stage boost converter, and a second stage boost converter 30. The positive pole of the battery cell unit 20 is connected to the positive pole terminal VB+ of the battery module through the voltage input terminal and the voltage output terminal of each stage in the multi-stage boost converter in sequence, and the negative pole of the battery cell unit 20 and the common terminal of each stage in the multi-stage boost converter are connected to the negative pole terminal VB-of the battery module. The second stage boost converter may refer to any boost type DC/DC converter in the related art, may be of an isolated type or a non-isolated type, and may have a structure type such as any one of push-pull, half-bridge, and full-bridge. Likewise, the battery module may also include any number of series-connected boost converters in more than two stages to achieve the desired boost conversion function.
The battery cell 20 may include a plurality of battery cells connected in parallel between the positive and negative electrodes of the battery cell 20, as shown in fig. 2, for example. Based on the above structure, the battery module of the embodiment of the disclosure can overcome the defects of high requirement on battery consistency, limited capacity and poor safety of the traditional series power supply mode based on the parallel power supply of the batteries and the stable boost conversion of the voltage converter 10, thereby having better product performance. For example, based on experimental measurement, the load rate of the battery module is not lower than 92%, the efficiency of the battery module is not lower than 90% based on the structure, the battery module has no special requirement on the temperature of the working environment, the battery module has no requirement on the consistency of the battery core, and the battery module has the characteristic of maintainability. In addition, although the lithium battery cells may be mixed in the same battery cell unit 20, the ternary lithium battery cells and the lithium iron phosphate battery cells cannot be mixed in the same battery cell unit 20 (may be mixed between different battery cell units 20).
Fig. 6 is a block diagram of a power supply system according to an embodiment of the present disclosure. Referring to fig. 6, the power supply system includes a plurality of the above-described battery cells 100, and further includes a plurality of distributed charging modules 200 and an inverter 300. Positive voltage bus+ of the power supply system is respectively connected with the positive electrode end of each battery module 100, negative voltage BUS BUS-of the power supply system is respectively connected with the negative electrode end of each battery module 100, and inverter 300 is respectively connected with inverters of the positive voltage bus+ and the negative voltage BUS BUS-. Each of the distributed charging modules 200 is connected to the positive and negative terminals of a corresponding one of the battery modules 100, respectively, and the power terminals of the plurality of charging modules 200 are connected to the same positive charging bus cbus+, and the negative charging bus CBUS-is connected to the common terminal of each of the charging modules 200 and the negative terminal of each of the battery modules 100.
Besides the effect brought by adopting any one of the battery modules, the power supply system can also realize the following effects: the power supply system can realize power supply by mixing a plurality of different types of battery cell units 100 based on the same unit architecture, has the characteristics of high flexibility, maintainability and independent work of each battery cell unit, and can furthest improve the utilization rate of battery capacity (energy density). In addition, since the charging voltage is low and the charging current is high in the scene, the wiring difficulty of the charging network can be greatly reduced by adopting the distributed charging mode (note that the charging modules of the ternary lithium group and the lithium iron phosphate group are different, and the charging voltage and the charging mode are also different). In addition, the inverter 300 may convert the direct current of the power supply system into alternating current, so that the power supply system may be used in a scenario where the electric vehicle and the like need to be powered by the alternating current (the direct current may directly power electric equipment such as an electric bicycle).
The foregoing description of the preferred embodiments of the present disclosure is provided for the purpose of illustration only, and is not intended to limit the disclosure to the particular embodiments disclosed, but on the contrary, the intention is to cover all modifications, equivalents, alternatives, and alternatives falling within the spirit and principles of the disclosure.

Claims (10)

1. A voltage converter, the voltage converter comprising: the first booster circuit, the second booster circuit, the first isolation circuit, the second isolation circuit and the control circuit; wherein,,
the input ends of the first voltage boosting circuit and the second voltage boosting circuit are connected with the voltage input end of the voltage converter, the output end of the first voltage boosting circuit is connected with the voltage output end of the voltage converter through two ends of the first isolation circuit, and the output end of the second voltage boosting circuit is connected with the voltage output end of the voltage converter through two ends of the second isolation circuit;
the first switch control end of the control circuit is connected with the control end of the first boost circuit, the second switch control end of the control circuit is connected with the control end of the second boost circuit, the first feedback end of the control circuit is connected with the output end of the first boost circuit, and the second feedback end of the control circuit is connected with the output end of the second boost circuit;
The first boost circuit and the second boost circuit are each configured to store electric energy from an input terminal thereof during a period in which a control terminal thereof is at a first level, and to boost-convert an electric signal from the input terminal thereof with the stored electric energy during a period in which the control terminal thereof is at a second level;
the first isolation circuit and the second isolation circuit are configured to prevent mutual interference of the electric signals after boost conversion by the first boost circuit and the second boost circuit;
the control circuit is configured to:
converting the level at the first switch control terminal to the first level in response to a first clock trigger signal, and converting the level at the first switch control terminal to the second level in response to the voltage value of the electrical signal at the first feedback terminal falling to a first threshold;
converting the level at the second switch control terminal to the first level in response to a second clock trigger signal, and converting the level at the second switch control terminal to the second level in response to the voltage value of the electrical signal at the second feedback terminal falling to a second threshold;
wherein the first clock trigger signal and the second clock trigger signal are alternately triggered with an alternation of clock cycles.
2. The voltage converter of claim 1, wherein the first isolation circuit comprises a first choke, the output of the first boost circuit being connected to the voltage output of the voltage converter through both ends of the first choke;
the second isolation circuit comprises a second choke coil, and the output end of the second boost circuit is connected with the voltage output end of the voltage converter through two ends of the second choke coil.
3. The voltage converter of claim 1, wherein the control circuit comprises a first feedback sub-circuit, a second feedback sub-circuit, and a control chip,
the first feedback sub-circuit is respectively connected with the first feedback end and a first feedback pin of the control chip, the second feedback sub-circuit is respectively connected with the second feedback end and a second feedback pin of the control chip, a first output pin of the control chip is connected with the first switch control end, and a second output pin of the control chip is connected with the second switch control end;
the control chip is configured to:
providing a first voltage signal to the first output pin in response to a rising edge of a clock signal that is the first time trigger signal to transition a level at the first switch control terminal to the first level;
Providing a second voltage signal to the first output pin to transition a level at the first switch control terminal to the second level in response to a voltage value of the electrical signal at the first feedback pin being below a voltage value of a first reference voltage corresponding to the first threshold;
providing the first voltage signal to the second output pin in response to a falling edge of the clock signal as the second timing trigger signal to transition a level at the second switch control terminal to the first level;
and in response to the voltage value of the electrical signal at the second feedback pin being below the voltage value of a second reference voltage corresponding to the second threshold, providing the second voltage signal to the second output pin to transition the level at the second switch control terminal to the second level.
4. A voltage converter according to claim 3, wherein,
the first feedback sub-circuit comprises a first resistor and a second resistor, a first feedback pin of the control chip is connected with the first feedback end through two ends of the first resistor, and the first feedback pin of the control chip is connected with a common end of the voltage converter through two ends of the second resistor;
The second feedback sub-circuit comprises a third resistor and a fourth resistor, a second feedback pin of the control chip is connected with the second feedback end through two ends of the third resistor, and a second feedback pin of the control chip is connected with a common end of the voltage converter through two ends of the fourth resistor.
5. The voltage converter of claim 1, wherein the first boost circuit comprises a first energy storage inductance, a first switching transistor, and a first freewheeling diode, and the second boost circuit comprises a second energy storage inductance, a second switching transistor, and a second freewheeling diode; wherein,,
the first end of the first energy storage inductor is connected with the input end of the first boost circuit, the second end of the first energy storage inductor is respectively connected with the first pole of the first switch transistor and the positive pole of the first freewheel diode, the negative pole of the first freewheel diode is connected with the output end of the first boost circuit, the grid electrode of the first switch transistor is connected with the control end of the first boost circuit, and the second pole of the first switch transistor is connected with the common end of the voltage converter;
the first end of the second energy storage inductor is connected with the input end of the second boost circuit, the second end of the second energy storage inductor is respectively connected with the first pole of the second switch transistor and the positive pole of the second freewheel diode, the negative pole of the second freewheel diode is connected with the output end of the second boost circuit, the grid electrode of the second switch transistor is connected with the control end of the second boost circuit, and the second pole of the second switch transistor is connected with the common end of the voltage converter.
6. The voltage converter of claim 5, further comprising at least one of a first capacitance, a second capacitance, a third capacitance, and a fourth capacitance; wherein,,
two ends of the first capacitor are respectively connected with the input end of the first boost circuit and the common end of the voltage converter;
two ends of the second capacitor are respectively connected with the input end of the second boost circuit and the common end of the voltage converter;
two ends of the third capacitor are respectively connected with the output end of the first boost circuit and the common end of the voltage converter;
and two ends of the fourth capacitor are respectively connected with the output end of the second boost circuit and the common end of the voltage converter.
7. A battery module comprising a battery cell unit and a multi-stage boost converter, wherein a first stage of the multi-stage boost converter is the voltage converter according to any one of claims 1 to 6,
the positive pole of electricity core unit is passed through in proper order voltage input end and the voltage output end of each level in the multistage boost converter are connected to the positive pole end of battery module, the negative pole of electricity core unit with the public end of each level in the multistage boost converter all is connected to the negative pole end of battery module.
8. The battery module of claim 7, wherein the cell unit includes a plurality of cells connected in parallel between positive and negative poles of the cell unit.
9. A power supply system, characterized in that the power supply system comprises a plurality of battery modules according to claim 7 or 8, a positive voltage bus of the power supply system is respectively connected with the positive terminal of each battery module, and a negative voltage bus of the power supply system is respectively connected with the negative terminal of each battery module.
10. The power supply system of claim 9, further comprising a plurality of charging modules and an inverter respectively connected to the positive voltage bus and the negative voltage bus, each charging module being respectively connected to the positive and negative terminals of a corresponding one of the battery modules, the power terminals of the plurality of charging modules being connected to a same charging bus.
CN202210074453.3A 2022-01-21 2022-01-21 Voltage converter, battery module and power supply system Pending CN116526835A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210074453.3A CN116526835A (en) 2022-01-21 2022-01-21 Voltage converter, battery module and power supply system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210074453.3A CN116526835A (en) 2022-01-21 2022-01-21 Voltage converter, battery module and power supply system

Publications (1)

Publication Number Publication Date
CN116526835A true CN116526835A (en) 2023-08-01

Family

ID=87396359

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210074453.3A Pending CN116526835A (en) 2022-01-21 2022-01-21 Voltage converter, battery module and power supply system

Country Status (1)

Country Link
CN (1) CN116526835A (en)

Similar Documents

Publication Publication Date Title
CN103219877A (en) Capacitor discharging circuit and converter
CN217063575U (en) Uninterrupted multi-output direct-current power supply
CN105939108A (en) Switch inductor type quasi-switch voltage-boosting DC-DC converter
CN111049222A (en) Power supply device
CN105406751A (en) Three-winding coupling inductance type Z-source inverter circuit with high step-up ratio ability
CN116015087A (en) Step-down auxiliary split source inverter
CN113794373B (en) Multi-level direct current converter and power supply system
CN216959670U (en) Voltage converter, battery module and power supply system
CN211266526U (en) Power supply device
CN205847091U (en) A kind of switched inductors type quasi-boost switching DC DC changer
CN116526835A (en) Voltage converter, battery module and power supply system
US11699953B2 (en) Zero voltage switching hybrid voltage divider
US20070223260A1 (en) Power supply device with inrush current control circuit
CN112165266B (en) Switching power supply circuit
CN114629371A (en) Single-stage multi-port Buck-Boost inverter circuit and conversion method
CN210490731U (en) High step-up ratio DC conversion device
CN116526836A (en) Voltage converter, battery module and power supply system
CN110783969B (en) Battery Management System and Battery System
CN107069876B (en) Unidirectional active equalization circuit for energy storage
CN205847087U (en) A kind of high-gain quasi-boost switching DC DC changer
CN111880005B (en) Loop resistance tester and control method thereof
Gupta et al. Power Generation System using Dual DC-DC Converter
CN215647250U (en) Wireless earphone and circuit, wireless earphone subassembly thereof
US11442484B2 (en) Voltage regulator
CN215185998U (en) Charging circuit based on boost framework

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination