CN116520615A - Display panel and display device - Google Patents
Display panel and display device Download PDFInfo
- Publication number
- CN116520615A CN116520615A CN202310641354.3A CN202310641354A CN116520615A CN 116520615 A CN116520615 A CN 116520615A CN 202310641354 A CN202310641354 A CN 202310641354A CN 116520615 A CN116520615 A CN 116520615A
- Authority
- CN
- China
- Prior art keywords
- pixel
- sub
- scanning
- display panel
- line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000002184 metal Substances 0.000 claims abstract description 65
- 230000008878 coupling Effects 0.000 claims abstract description 47
- 238000010168 coupling process Methods 0.000 claims abstract description 47
- 238000005859 coupling reaction Methods 0.000 claims abstract description 47
- 239000003990 capacitor Substances 0.000 claims abstract description 15
- 238000005452 bending Methods 0.000 claims abstract description 4
- 238000000034 method Methods 0.000 claims description 12
- 230000000295 complement effect Effects 0.000 abstract description 5
- 239000010409 thin film Substances 0.000 description 13
- 238000010586 diagram Methods 0.000 description 8
- 230000009977 dual effect Effects 0.000 description 7
- 239000000758 substrate Substances 0.000 description 7
- 239000011521 glass Substances 0.000 description 4
- 239000004973 liquid crystal related substance Substances 0.000 description 4
- 230000005540 biological transmission Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 238000004804 winding Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
- G02F1/13629—Multilayer wirings
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
Abstract
The application discloses a display panel and a display device. The display panel comprises a scanning line, a data line and a compensation line. The scanning line is a bending wiring, and the distances between the scanning line and the first sub-pixel and the second sub-pixel are different. The display panel is provided with a third metal layer, the third metal layer is arranged opposite to the first metal layer, the third metal layer comprises compensation lines, and the compensation lines are in one-to-one correspondence with the scanning lines and form complementary coupling capacitors with the first sub-pixels and the second sub-pixels. The scanning line transmits the same scanning signal with the corresponding compensation line, so that the first sub-pixel and the second sub-pixel respectively form coupling capacitances with different magnitudes with the compensation line, and the difference value of the coupling capacitances between the first sub-pixel and the second sub-pixel is reduced. According to the display panel, the scanning lines and the corresponding compensation lines transmit the same signals, and the scanning lines and the corresponding compensation lines act together to reduce the difference value of the coupling capacitance of the first sub-pixel and the coupling capacitance of the second sub-pixel, so that the brightness difference caused by different voltage fluctuation of the two sub-pixels is avoided.
Description
Technical Field
The present invention relates to the technical field of displays, and in particular, to a display panel and a display device.
Background
The Dual Gate (Dual Gate drive) has a double reduction in data lines compared to the general structure. In the display panel, the reduction of the data lines reduces the number of data line driving chips by half, and reduces the cost. In order to avoid the problem of vertical bright and dark lines, two adjacent pixels are used as a group in a winding mode, are connected to the same data line and are arranged on the same side of the data line, so that a double-gate driving framework with long and short hands is formed.
The double-grid driving framework with long and short hands is easy to generate serious shaking marks. One reason is that each group of pixels of the double-gate driving framework with long and short hands is correspondingly provided with two scanning lines positioned at two sides. The thin film transistors corresponding to the two pixels are arranged on different sides, and the scanning lines need to be bent at the thin film transistors, so that the distances between the scanning lines and the two pixels are different. After the two pixels in the same group are charged, when the signals of the interlaced scanning lines are transmitted, a coupling capacitor exists between the interlaced scanning lines and the two pixels. The voltage of the charged pixel fluctuates during the scanning line signal transmission. And the different distances between the scanning line and the two pixels cause the formation of coupling capacitors with different sizes with the two pixels respectively, so that the influence on the voltage fluctuation of the long-hand pixels and the short-hand pixels is different, the difference of the brightness of the pixels is caused, and the display quality is influenced.
Disclosure of Invention
The technical problem that this application mainly solves is to provide a display panel and display device to improve the problem of display panel shake marks.
To solve the above problems, the present application provides a display panel including: a first metal layer including a plurality of scan lines extending along a first direction; the second metal layer comprises a plurality of data lines extending along a second direction, and the first direction is intersected with the second direction; the scanning lines and the data lines define a plurality of pixel areas, and each pixel area is internally provided with a first sub-pixel and a second sub-pixel which are arranged along the first direction; the scanning line is a curved line, and comprises a first main body section and a first curved section which are periodically alternated, and the scanning line reaches the first sub-image of each pixel areaThe distance between the edge of the pixel and the edge of the second sub-pixel is different; the display panel is provided with a third metal layer, the third metal layer is arranged opposite to the first metal layer, the third metal layer comprises a plurality of compensation lines, and the compensation lines are in one-to-one correspondence with the scanning lines; when the scanning line transmits a scanning signal, the corresponding compensation line transmits the same scanning signal, and the scanning line and the first sub-pixel form a coupling capacitor C 1 Forming a coupling capacitor C with the second sub-pixel 2 The method comprises the steps of carrying out a first treatment on the surface of the The compensation line and the first
‘’
A sub-pixel forming a coupling capacitor C 1 Forming a coupling capacitor C with the second sub-pixel 2 Wherein, the method comprises the steps of, wherein,
‘’‘’
C 1 ＞C 2 at time C 1 ＜C 2 ；C 1 ＜C 2 At time C 1 ＞C 2 。
In a possible embodiment, the scan line and the corresponding compensation line are opposite in distance from the edges of the first sub-pixel and the second sub-pixel, respectively, the scan line comprising periodically alternating first body segments and first curved segments, and the corresponding compensation line comprising periodically alternating second body segments and second curved segments; wherein the compensation line is projected in the direction of the first metal layer, the second body section is collinear with the first curved section, and the second curved section is collinear with the first body section.
In one possible embodiment, the second metal layer is provided with a transparent conductive layer, and the transparent conductive layer includes a pixel electrode; the second metal layer further comprises a source electrode and a drain electrode which are positioned in each pixel area, the source electrode is connected with the data line, and the drain electrode is connected with the pixel electrode.
In one possible embodiment, the display panel further includes: the color filter layer is positioned on one surface of the second metal layer far away from the first metal layer; the third metal layer is arranged on one surface of the color filter layer, which is far away from the first metal layer.
In one possible embodiment, the display panel includes a display area and a non-display area surrounding the display area; the non-display area is provided with a via hole, and the compensation line is communicated with the corresponding scanning line through the via hole; the display panel also comprises a scanning driving chip, and the scanning driving chip is connected with the scanning lines; the scanning driving chip generates the scanning signal, transmits the scanning signal through the scanning line and transmits the scanning signal to the corresponding compensation line.
In one possible embodiment, the display panel further includes: the liquid crystal layer and the glass substrate are sequentially stacked on one surface, far away from the first metal layer, of the third metal layer.
In one possible implementation manner, the display panel includes a scan driving chip and a compensation driving chip; the scanning driving chip and the compensation driving chip are both arranged in the non-display area; the scanning driving chip is connected with the scanning line; the compensation driving chip is connected with the compensation line; when the scanning lines transmit the scanning signals, the compensation driving chip generates the same scanning signals and transmits the same scanning signals to the corresponding compensation lines.
In one possible implementation, the first sub-pixel and the second sub-pixel are arranged on the same side of the data line along the first direction; the distance between the first sub-pixel and the data line is smaller than the distance between the second sub-pixel; the first sub-pixel is a short hand sub-pixel and the second sub-pixel is a long hand sub-pixel.
In one possible embodiment, the method further comprises: and the grid metal layer comprises a grid electrode positioned in each pixel area, and the grid electrode is connected with the scanning line.
In one possible embodiment, the gate metal layer is located between the second metal layer and the color filter layer.
In order to solve the above problems, the present application also provides a display device including the display panel described in any one of the above; the display device further comprises a backboard, and the display panel and the backboard are oppositely arranged.
The beneficial effects of this application are: in contrast to the prior art, the present application provides a display panel and a display device, where the display panel includes a scan line, a data line, and a compensation line. The first sub-pixel and the second sub-pixel respectively form coupling capacitances with the scanning lines with different magnitudes when the interlaced scanning lines transmit scanning signals. The compensation lines are arranged in one-to-one correspondence with the scanning lines. When the scanning lines transmit scanning signals, the corresponding compensation lines transmit the same scanning signals, so that the first sub-pixels and the second sub-pixels respectively form coupling capacitances with different magnitudes with the compensation lines, and the difference value of the coupling capacitances between the first sub-pixels and the second sub-pixels is reduced. In the display panel, the scanning lines and the corresponding compensation lines respectively form complementary coupling capacitances with the first sub-pixels and the second sub-pixels. The combination of the scan line and the compensation line reduces the difference in coupling capacitance common to both sub-pixels. The brightness difference problem caused by the difference of coupling capacitance of the two sub-pixels is improved.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present application, the drawings that are needed in the description of the embodiments will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present application, and that other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a schematic diagram of a dual gate structure of a display panel of the present application;
FIG. 2 is a schematic diagram of a pixel structure of the display panel of FIG. 1;
FIG. 3 is a schematic view of a cross-sectional portion of the display panel A-A of FIG. 2;
FIG. 4 is a schematic cross-sectional view of the display panel of FIG. 2;
FIG. 5 is a schematic diagram of the scan lines and corresponding compensation lines of the display panel of FIG. 2;
fig. 6 is a schematic structural diagram of an embodiment of a display device of the present application.
Reference numerals illustrate:
100/50, display panel; 110. a data line; 120. a scanning line; 130. a pixel region; 131. a first subpixel; 132. a second subpixel; 121. a scanning driving chip; 122. a first body segment; 123. a first curved section; 133. a source electrode; 134. a drain electrode; 135. a pixel electrode; 10. a first metal layer; 20. a second metal layer; 30. a third metal layer; 150. a compensation line; 151. a via hole; 152. a second body section; 153. a second curved section; 160. a liquid crystal layer; 170. a glass substrate; 180. a color filter layer; 30. a display device; 40. a back plate; AA. A display area; NA non-display area.
Detailed Description
The following description of the embodiments of the present invention will be made clearly and completely with reference to the accompanying drawings, in which it is apparent that the embodiments described are only some embodiments of the present invention, but not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
The terminology used in the embodiments of the application is for the purpose of describing particular embodiments only and is not intended to be limiting of the application. As used in this application and the appended claims, the singular forms "a," "an," and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise, the "plurality" generally includes at least two, but does not exclude the case of at least one.
It should be understood that the term "and/or" as used herein is merely one relationship describing the association of the associated objects, meaning that there may be three relationships, e.g., a and/or B, may represent: a exists alone, A and B exist together, and B exists alone. In addition, the character "/" herein generally indicates that the front and rear associated objects are an "or" relationship.
It should be understood that the terms "comprises," "comprising," or any other variation thereof, as used herein, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising … …" does not exclude the presence of other like elements in a process, method, article or apparatus that comprises the element.
It should be noted that, in the embodiment of the present application, directional indications (such as up, down, left, right, front, and rear … …) are referred to, and the directional indications are merely used to explain the relative positional relationship, movement conditions, and the like between the components in a specific posture (as shown in the drawings), and if the specific posture is changed, the directional indications are correspondingly changed.
Reference herein to "an embodiment" means that a particular feature, structure, or characteristic described in connection with the embodiment may be included in at least one embodiment of the present application. The appearances of such phrases in various places in the specification are not necessarily all referring to the same embodiment, nor are separate or alternative embodiments mutually exclusive of other embodiments. Those of skill in the art will explicitly and implicitly appreciate that the embodiments described herein may be combined with other embodiments.
In the double-gate driving structure of long and short hands, two pixels and interlaced scanning lines form coupling capacitors with different sizes, and the voltage fluctuation influence of the two pixels is different, so that the brightness difference of the two pixels is caused, and the display quality is influenced.
Based on the above-mentioned problem, the present application provides a display panel and a display device, through setting up the third metal level, the third metal level includes the compensation line that just misplaces in first direction with the scanning line one-to-one, can effectively improve above-mentioned problem.
The following describes a display panel and a display device provided in the present application in detail with reference to the drawings and embodiments.
Referring to fig. 1 to 5, fig. 1 is a schematic diagram of a dual gate structure of a display panel of the present application. Fig. 2 is a schematic diagram of a pixel structure of the display panel of fig. 1. FIG. 3 is a schematic view of a cross-sectional portion of the display panel A-A of FIG. 2. Fig. 4 is a schematic cross-sectional view of the display panel of fig. 2. FIG. 5 is a schematic diagram of the scan lines and corresponding compensation lines in the display panel of FIG. 2. In the present embodiment, the display panel 100 includes a scan line 120, a data line 110, and a compensation line 150.
The first metal layer 10 includes a plurality of scan lines 120 extending in a first direction. The second metal layer 20 includes a plurality of data lines 110 extending in a second direction, and the first direction crosses the second direction. The scan line 120 and the data line 110 define a plurality of pixel regions 130, and each pixel region 130 is provided with a first sub-pixel 131 and a second sub-pixel 132 arranged along a first direction. The scan line 120 is a curved trace, and the scan line 120 includes a first main body section 122 and a first curved section 123 that are periodically alternated. The distance from the scanning line 120 to the edge of the first sub-pixel 131 and the edge of the second sub-pixel 132 of each pixel region 130 is different. The first sub-pixel 131 and the second sub-pixel 132 respectively form coupling capacitances with the scan lines 120 having different magnitudes when the scan lines 120 are interlaced to transmit the scan signals. Specifically, in this embodiment, the first direction extends in the left-right direction, and the second direction extends in the up-down direction. In other embodiments, the first direction and the second direction need only be ensured to be perpendicular to each other, and the method is not particularly limited. The display panel 100 in this embodiment is a display panel 100 of a long-short-hand dual-gate driving architecture. The display substrate includes M pairs of scan lines 120 and N data lines 110, and the M pairs of scan lines 120 and the N data lines 110 are located on the same side of the sub-pixel but on different layers. The M pairs of scan lines 120 correspond to M rows of subpixels one by one, and each pair of scan lines 120 may include a first scan line (not shown) and a second scan line (not shown) extending in a first direction. The first scan line and the second scan line are respectively disposed at two opposite sides of the corresponding row of sub-pixels, and are located between two adjacent rows of sub-pixels, the scan line 120 located at the upper side of the row of sub-pixels may be a first scan line, and the scan line 120 located at the lower side of the row of sub-pixels may be a second scan line.
The pixel electrodes 135 are disposed in the areas of the first sub-pixel 131 and the second sub-pixel 132. The pixel electrode 135 needs to be connected to the scan line 120 through a thin film transistor (not shown). The thin film transistor is composed of a source electrode 133, a drain electrode 134 and a gate electrode (not shown). For example, a gate electrode of the thin film transistor is connected to the scan line 120, and a first electrode of the thin film transistor is connected to the pixel electrode 135. The pixel electrode 135 is connected to the data line 110, and it is understood that the pixel electrode 135 is connected to the data line 110 through a thin film transistor, for example, a second electrode of the thin film transistor is connected to the data line 110, and a first electrode of the thin film transistor is connected to the pixel electrode 135. The first pole may be one of the source 133 and the drain 134, and the second pole may be the other of the source 133 and the drain 134, for example, the first pole may be the drain 134, and the second pole may be the source 133. The scan line 120 needs to be bent at a position where the thin film transistors are disposed in the first sub-pixel 131 and the second sub-pixel 132. The first curved section 123 is formed by bending the trace to form a periodic first curved section 123, and the first curved section 123 allows the scan line 120 to have a plurality of accommodating spaces to accommodate the thin film transistor. Because of the dual gate driving structure, the thin film transistors corresponding to the first sub-pixel 131 and the second sub-pixel 132 need to be close to the first scan line side and the second scan line side, respectively. So that the distance between the scanning line 120 and the first sub-pixel 131 is not consistent with the distance between the scanning line and the second sub-pixel 132. The distance difference makes the first sub-pixel 131 and the second sub-pixel 132 form coupling capacitances of different magnitudes with the first sub-pixel 131 and the second sub-pixel 132 when the first sub-pixel 131 and the second sub-pixel 132 transmit the scanning signal on the interlaced scanning line 120. In the present embodiment, referring to fig. 2, the distance between the first subpixel 131 and the scan line 120 interlaced below is h1. The second subpixel 132 is spaced from the underlying interlaced scan line 120 by a distance h2, h1 being less than h2. The coupling capacitance formed by the first sub-pixel 131 is greater than the coupling capacitance formed by the second sub-pixel 132. The voltage fluctuations of the two sub-pixels are not identical.
The first scan line and the second scan line on the upper and lower sides of each pixel region 130 are provided with interlaced scan lines 120. The first sub-pixel 131 is at a smaller distance from the underlying interlaced line 120 than the second sub-pixel 132 is from the underlying interlaced line 120. The first sub-pixel 131 is at a greater distance from the upper interlaced line 120 than the second sub-pixel 132 is from the upper interlaced line 120. The upper and lower interlaced scan lines 120 and the distance between the two sub-pixels are staggered, but since the scan lines 120 corresponding to the pixel areas 130 of each row are transmitting signals line by line when the display panel 100 is displaying, the upper and lower interlaced scan lines 120 of each pixel area 130 are not transmitting signals at the same time, and the difference of coupling capacitances cannot be compensated by the two interlaced scan lines 120.
In order to compensate for the difference in coupling capacitance, the display panel 100 in this embodiment is provided with a third metal layer 30, where the third metal layer 30 is disposed opposite to the first metal layer 10, and the third metal layer 30 includes a plurality of compensation lines 150, where the compensation lines 150 are in one-to-one correspondence with the scan lines 120. When the scan line 120 transmits a scan signal, the corresponding compensation line 150 transmits the same scan signal, and the scan line 120 and the first sub-pixel 131 form a coupling capacitor C 1 Forms a coupling capacitance C with the second sub-pixel 132 2 . The compensation line 150 forms a coupling capacitor C with the first sub-pixel 131 1 ' forms a coupling capacitance C ' with the second subpixel 132 ' 2 Wherein C 1 ＞C 2 At time C 1 ‘＜C’ 2 。C 1 ＜C 2 At time C 1 ‘＞C’ 2 . Wherein C represents a coupling capacitance, C 1 、C 2 、C 1 ‘、C’ 2 Representing coupling capacitances of different values. The scan line 120 and the compensation line 150 respectively form complementary coupling capacitances with the first sub-pixel 131 and the second sub-pixel 132. In a preferred embodiment, the scan line 120 and the corresponding compensation line 150 are opposite in distance from the edges of the first sub-pixel 131 and the second sub-pixel 132, respectively. The compensation wire 150 includes periodically alternating second body segments 152 and second curved segments 153; wherein the projection of the compensation line 150 into the direction of the first metal layer 10, the second body section 152 is collinear with the first curved section 123, and the second curved section 153 is collinear with the first body section 122. The compensation line 150 is used to: when the scan line 120 transmits a scan signal, the corresponding compensation line 150 transmits the same scan signal, so that the first sub-pixel 131 and the second sub-pixel 132 respectively form coupling capacitances with different magnitudes with the compensation line 150, thereby reducing a difference between the coupling capacitances of the first sub-pixel 131 and the second sub-pixel 132. Specifically, referring to fig. 5 in combination, the compensation lines 150 are disposed in one-to-one correspondence with the scan lines 120, the second main section 152 is collinear with the first curved section 123, the second curved section 153 is collinear with the first main section 122, and the design is such that twoThe wire is opposite to the distance of the first sub-pixel 131 and the second sub-pixel 132. When the distance between the first sub-pixel 131 and the lower interlaced scanning line 120 is smaller than the distance between the second sub-pixel 132 and the lower interlaced scanning line 120, the distance between the first sub-pixel 131 and the lower interlaced compensating line 150 is larger than the distance between the second sub-pixel 132 and the lower interlaced compensating line 150. And the difference between the distances between the first sub-pixel 131, the second sub-pixel 132 and the scan line 120 is equal to the difference between the distances between the first sub-pixel 131, the second sub-pixel 132 and the compensation line 150. Coupling capacitance C of scan line 120 and first sub-pixel 131 1 Is greater than the coupling capacitance C of the scan line 120 and the second sub-pixel 132 2 Coupling capacitance C of compensation line 150 and first sub-pixel 131 1 ' less than the coupling capacitance C ' of the compensation line 150 to the second subpixel 132 ' 2 . The scan line 120 and the corresponding compensation line 150 simultaneously transmit the same signal, and the two cooperate to reduce the difference of the coupling capacitances of the first sub-pixel 131 and the second sub-pixel 132, so as to avoid the brightness difference caused by different voltage fluctuation of the two sub-pixels.
Unlike the prior art, the present application provides a display panel 100, and the display panel 100 adopts a dual gate driving architecture with long and short hands. By providing the compensation lines 150 of the third metal layer 30, the compensation lines 150 are disposed in one-to-one correspondence with the scan lines 120, and the compensation lines 150 corresponding to each other are complementary to the scan lines 120 from the first sub-pixel 131 and the second sub-pixel 132, so as to form complementary coupling capacitors. The scan line 120 and the corresponding compensation line 150 transmit the same signal, and the two cooperate to reduce the difference of the coupling capacitances of the first sub-pixel 131 and the second sub-pixel 132, so as to avoid the brightness difference caused by different voltage fluctuations of the two sub-pixels.
In this embodiment, a transparent conductive layer is disposed on the second metal layer 20, and the transparent conductive layer includes the pixel electrode 135. The second metal layer 20 further includes a source electrode 133 and a drain electrode 134 in each pixel region 130, the source electrode 133 is connected to the data line 110, and the drain electrode 134 is connected to the pixel electrode 135. Specifically, the pixel electrodes 135 are disposed in the corresponding areas of the first and second sub-pixels 131 and 132. A source 133 and a drain 134 are disposed corresponding to each sub-pixel. The source 133 and the drain 134 of the first sub-pixel 131 and the second sub-pixel 132 are located at two sides of the pixel region 130, so that after the scan line 120 is bent, the distance between the scan line 120 and the first sub-pixel 131 is different from the distance between the scan line and the second sub-pixel 132.
The display panel 100 further includes a color filter layer 180. The color filter layer 180 is located on a side of the second metal layer 20 away from the first metal layer 10. The third metal layer 30 is disposed on a surface of the color filter layer 180 away from the first metal layer 10. Specifically, in the present embodiment, the color filter layer 180 and the pixel electrode 135 are disposed on the same substrate, and the color filter layer 180 includes red, green, blue and white color blocks. The color filter layer 180 functions to ensure the purity of light passing through each region and to improve the contrast ratio of the display panel 100. So that each pixel has a different color display.
The display panel 100 further includes a gate metal layer (not shown). And the gate metal layer comprises a gate electrode positioned in each pixel region 130, and the gate electrode is connected with the scanning line 120. The gate metal layer is located between the second metal layer 20 and the color filter layer 180. Specifically, the gate metal layer includes a gate electrode of a thin film transistor forming each sub-pixel region 130, and In this embodiment, the display panel 100 further includes a common electrode (not labeled) disposed on the same substrate as the pixel electrode 135, and the common electrode is further disposed around each of the first sub-pixel 131 and the second sub-pixel 132 to form the display panel 100 In IPS (In Plane Switching) mode. In this embodiment, the display panel 100 further includes a liquid crystal layer 160 and a glass substrate 170. The liquid crystal layer 160 and the glass substrate 170 are sequentially stacked on a surface of the third metal layer 30 away from the first metal layer 10.
In order to ensure that the scan line 120 and the corresponding compensation line 150 can generate coupling capacitances with the first sub-pixel 131 and the second sub-pixel 132, the scan line 120 and the corresponding compensation line 150 need to transmit the same scan signal. In this embodiment, the display panel 100 includes a display area AA and a non-display area NA surrounding the display area AA. The non-display area NA is formed with a via hole 151, and the compensation line 150 is connected to the corresponding scan line 120 through the via hole 151. The display panel 100 further includes a scan driving chip 121, and the scan driving chip 121 is connected to the scan lines 120. The scan driving chip 121 generates a scan signal to be transmitted through the scan line 120 and to the corresponding compensation line 150. Specifically, the scan lines 120, the data lines 110 and the compensation lines 150 are all located in the display area AA of the display panel 100, so that the compensation lines 150 can generate coupling capacitors with a size that is staggered with the scan lines 120 to perform compensation, and the scan lines 120 are conducted with the corresponding compensation lines 150. In the present embodiment, a via 151 is formed at the edge of the non-display area NA of the display panel 100, and the scanning line 120 is electrically connected to the compensation line 150 through the via 151. The signal transmitted by the scan line 120 is also transmitted to the compensation line 150, ensuring that both transmit the same signal. The scan line 120 is connected to a scan driving chip 121. The scan driving chip 121 is disposed in the non-display area NA, and the scan driving chip 121 supplies scan signals to the scan lines 120.
In other embodiments, the display panel 100 further includes a compensation driving chip (not shown), and the scan driving chip 121 and the compensation driving chip are both provided with the non-display area NA. The scan driving chip 121 is connected to the scan lines 120. The compensation driving chip is connected to the compensation line 150. When the scan lines 120 transmit scan signals, the compensation driving chip generates the same scan signals and transmits the same scan signals to the corresponding compensation lines 150. Specifically, in this embodiment, the compensation line 150 is separately provided with a transmission signal by the compensation driving chip, wherein the compensation driving chip provides the same transmission signal as the corresponding scan line 120 for compensation. So that the scan line 120 and the corresponding compensation line 150 can transmit the same signal through different driving chips.
Unlike the prior art, the present application provides a display panel 100, and the display panel 100 adopts a dual gate driving architecture with long and short hands. By providing the compensation lines 150 of the third metal layer 30, the compensation lines 150 are disposed in one-to-one correspondence with the scan lines 120, and have the same shape, and are opposite in distance from the first sub-pixel 131 and the second sub-pixel 132. The scan line 120 and the corresponding compensation line 150 transmit the same signal, and the two cooperate to reduce the difference of the coupling capacitances of the first sub-pixel 131 and the second sub-pixel 132, so as to avoid the brightness difference caused by different voltage fluctuations of the two sub-pixels.
Correspondingly, the application also provides a display device. Referring to fig. 6 in combination, fig. 6 is a schematic structural diagram of an embodiment of a display device of the present application. In one embodiment, the display device 60 includes a display panel 50 and a back plate 40.
The display panel 50 is the display panel 50 described in the above embodiment, and the display panel 50 is disposed opposite to the back plate 40.
The foregoing is only examples of the present application, and is not intended to limit the scope of the patent application, and all equivalent structures or equivalent processes using the descriptions and the contents of the present application or other related technical fields are included in the scope of the patent application.
Claims (10)
1. A display panel, comprising:
a first metal layer including a plurality of scan lines extending along a first direction;
the second metal layer comprises a plurality of data lines extending along a second direction, and the first direction is intersected with the second direction;
the scanning lines and the data lines define a plurality of pixel areas, and each pixel area is internally provided with a first sub-pixel and a second sub-pixel which are arranged along the first direction; the scanning lines are curved wires, and the distances from the scanning lines to the edges of the first sub-pixels and the second sub-pixels of each pixel area are different;
the display panel is characterized by being provided with a third metal layer, wherein the third metal layer is arranged opposite to the first metal layer, the third metal layer comprises a plurality of compensation lines, and the compensation lines are in one-to-one correspondence with the scanning lines;
when the scanning line transmits a scanning signal, the corresponding compensation line transmits the same scanning signal, and the scanning line and the first sub-pixel form a coupling capacitor C 1 Forming a coupling capacitor C with the second sub-pixel 2 The method comprises the steps of carrying out a first treatment on the surface of the The compensation line and the first sub-pixel form a coupling capacitor C 1 ' forms a coupling capacitance C ' with the second sub-pixel ' 2 Wherein C 1 ＞C 2 At time C 1 ‘＜C’ 2 ；C 1 ＜C 2 At time C 1 ‘＞C 2 ’。
2. The display panel of claim 1, wherein the display panel comprises,
the distance between the scanning line and the corresponding compensation line and the edge of the first sub-pixel and the distance between the scanning line and the edge of the second sub-pixel are opposite, the scanning line comprises periodically alternating first main body sections and first bending sections, and the corresponding compensation line comprises periodically alternating second main body sections and second bending sections; wherein the compensation line is projected in the direction of the first metal layer, the second body section is collinear with the first curved section, and the second curved section is collinear with the first body section.
3. The display panel of claim 1, wherein the display panel comprises,
a transparent conductive layer is arranged on the second metal layer, and the transparent conductive layer comprises a pixel electrode;
the second metal layer further comprises a source electrode and a drain electrode which are positioned in each pixel area, the source electrode is connected with the data line, and the drain electrode is connected with the pixel electrode.
4. The display panel of claim 3, further comprising:
the color filter layer is positioned on one surface of the second metal layer far away from the first metal layer;
the third metal layer is arranged on one surface of the color filter layer, which is far away from the first metal layer.
5. A display panel according to claim 3, wherein the display panel comprises a display area and a non-display area surrounding the display area;
the non-display area is provided with a via hole, and the compensation line is communicated with the corresponding scanning line through the via hole;
the display panel also comprises a scanning driving chip, and the scanning driving chip is connected with the scanning lines; the scanning driving chip generates the scanning signal, transmits the scanning signal through the scanning line and transmits the scanning signal to the corresponding compensation line.
6. The display panel according to claim 3, wherein the display panel comprises a scan driving chip and a compensation driving chip;
the scanning driving chip and the compensation driving chip are both arranged in the non-display area; the scanning driving chip is connected with the scanning line; the compensation driving chip is connected with the compensation line;
when the scanning lines transmit the scanning signals, the compensation driving chip generates the same scanning signals and transmits the same scanning signals to the corresponding compensation lines.
7. The display panel of claim 1, wherein the display panel comprises,
the first sub-pixel and the second sub-pixel are arranged on the same side of the data line along the first direction; the distance between the first sub-pixel and the data line is smaller than the distance between the second sub-pixel; the first sub-pixel is a short hand sub-pixel and the second sub-pixel is a long hand sub-pixel.
8. The display panel of claim 4, further comprising:
and the grid metal layer comprises a grid electrode positioned in each pixel area, and the grid electrode is connected with the scanning line.
9. The display panel of claim 8, wherein the display panel comprises,
the gate metal layer is located between the second metal layer and the color filter layer.
10. A display device comprising the display panel according to any one of claims 1 to 9, the display device further comprising a back plate, the display panel being disposed opposite to the back plate.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310641354.3A CN116520615A (en) | 2023-05-31 | 2023-05-31 | Display panel and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310641354.3A CN116520615A (en) | 2023-05-31 | 2023-05-31 | Display panel and display device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN116520615A true CN116520615A (en) | 2023-08-01 |
Family
ID=87394249
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202310641354.3A Pending CN116520615A (en) | 2023-05-31 | 2023-05-31 | Display panel and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN116520615A (en) |
Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020047822A1 (en) * | 2000-01-22 | 2002-04-25 | Matsushita Electric Industrial Co., Ltd. | Liquid crystal display device, electroluminescent display device, method of driving the devices, and method of evaluating subpixel arrangement patterns |
| KR20080091976A (en) * | 2007-04-10 | 2008-10-15 | 엘지디스플레이 주식회사 | Liquid crystal display and repairing method thereof |
| US20090040202A1 (en) * | 2007-08-10 | 2009-02-12 | Samsung Electronics Co., Ltd. | Drive circuit and liquid crystal display apparatus including the same |
| KR20140087591A (en) * | 2012-12-31 | 2014-07-09 | 엘지디스플레이 주식회사 | Organic light emitting diode display device and method of fabricating the same |
| CN104898343A (en) * | 2015-06-30 | 2015-09-09 | 重庆京东方光电科技有限公司 | Array substrate, display panel and display device |
| CN109614009A (en) * | 2018-12-28 | 2019-04-12 | 上海中航光电子有限公司 | Touch-control display panel and touch control display apparatus |
| EP3843074A1 (en) * | 2019-12-26 | 2021-06-30 | LG Display Co., Ltd. | Drd type display panel and organic light emitting display device using same |
| CN113253529A (en) * | 2021-06-21 | 2021-08-13 | 京东方科技集团股份有限公司 | Array substrate with double-gate structure, display panel and electronic device |
| CN113325643A (en) * | 2021-05-28 | 2021-08-31 | 京东方科技集团股份有限公司 | Array substrate and display device |
| CN113985671A (en) * | 2021-10-28 | 2022-01-28 | 京东方科技集团股份有限公司 | Array substrate and display device |
| CN115206253A (en) * | 2022-05-12 | 2022-10-18 | 京东方科技集团股份有限公司 | Display substrate and display device |
| WO2022226768A1 (en) * | 2021-04-27 | 2022-11-03 | 京东方科技集团股份有限公司 | Dual-gate-line array substrate and display panel |
-
2023
- 2023-05-31 CN CN202310641354.3A patent/CN116520615A/en active Pending
Patent Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20020047822A1 (en) * | 2000-01-22 | 2002-04-25 | Matsushita Electric Industrial Co., Ltd. | Liquid crystal display device, electroluminescent display device, method of driving the devices, and method of evaluating subpixel arrangement patterns |
| KR20080091976A (en) * | 2007-04-10 | 2008-10-15 | 엘지디스플레이 주식회사 | Liquid crystal display and repairing method thereof |
| US20090040202A1 (en) * | 2007-08-10 | 2009-02-12 | Samsung Electronics Co., Ltd. | Drive circuit and liquid crystal display apparatus including the same |
| KR20140087591A (en) * | 2012-12-31 | 2014-07-09 | 엘지디스플레이 주식회사 | Organic light emitting diode display device and method of fabricating the same |
| CN104898343A (en) * | 2015-06-30 | 2015-09-09 | 重庆京东方光电科技有限公司 | Array substrate, display panel and display device |
| CN109614009A (en) * | 2018-12-28 | 2019-04-12 | 上海中航光电子有限公司 | Touch-control display panel and touch control display apparatus |
| EP3843074A1 (en) * | 2019-12-26 | 2021-06-30 | LG Display Co., Ltd. | Drd type display panel and organic light emitting display device using same |
| WO2022226768A1 (en) * | 2021-04-27 | 2022-11-03 | 京东方科技集团股份有限公司 | Dual-gate-line array substrate and display panel |
| CN113325643A (en) * | 2021-05-28 | 2021-08-31 | 京东方科技集团股份有限公司 | Array substrate and display device |
| CN113253529A (en) * | 2021-06-21 | 2021-08-13 | 京东方科技集团股份有限公司 | Array substrate with double-gate structure, display panel and electronic device |
| CN113985671A (en) * | 2021-10-28 | 2022-01-28 | 京东方科技集团股份有限公司 | Array substrate and display device |
| CN115206253A (en) * | 2022-05-12 | 2022-10-18 | 京东方科技集团股份有限公司 | Display substrate and display device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2407822B1 (en) | Array substrate, liquid crystal panel, liquid crystal display device, and television receiver | |
| US7796104B2 (en) | Liquid crystal display | |
| EP1383105B1 (en) | Liquid crystal display and driving method thereof | |
| US10401691B2 (en) | Display panel and display device | |
| US9019184B2 (en) | Liquid crystal display device including specific subpixel arrangement | |
| US8259245B2 (en) | Liquid crystal display and photomask for manufacturing the same | |
| WO2012002072A1 (en) | Display panel and display device | |
| US8436805B2 (en) | Active matrix substrate, liquid crystal panel, liquid crystal display unit, liquid crystal display device, and television receiver | |
| US8665202B2 (en) | Active matrix substrate, liquid crystal panel, liquid crystal display device, and television receiver | |
| WO2006098176A1 (en) | Active matrix substrate and display device using the same | |
| CN108257563B (en) | Display device | |
| CN108269542B (en) | Display device | |
| US9182626B2 (en) | Converting color in liquid crystal display device having different color filter arrangements for odd and even horizontal lines | |
| CN110187576B (en) | Display panel and display device | |
| US9780126B2 (en) | Z-inversion type display device and method of manufacturing the same | |
| EP1863011A2 (en) | Display device and driving method thereof | |
| KR20090099287A (en) | Thin film transistor substrate and display device having the same | |
| CN108227267A (en) | A kind of display panel and display device | |
| WO2017063239A1 (en) | Array substrate, liquid crystal display panel, and drive method | |
| US8928650B2 (en) | Display panel and 3D display device | |
| US8179487B2 (en) | Thin film transistor array substrate | |
| US20190229135A1 (en) | Display device | |
| KR101205766B1 (en) | Liquid crystal display device | |
| CN116520615A (en) | Display panel and display device | |
| CN116068815A (en) | Display substrate, display panel and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |