CN116488957B - Signal processing method, system and bridge - Google Patents

Signal processing method, system and bridge Download PDF

Info

Publication number
CN116488957B
CN116488957B CN202310456803.7A CN202310456803A CN116488957B CN 116488957 B CN116488957 B CN 116488957B CN 202310456803 A CN202310456803 A CN 202310456803A CN 116488957 B CN116488957 B CN 116488957B
Authority
CN
China
Prior art keywords
ethernet
frame
signal
message
pause
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202310456803.7A
Other languages
Chinese (zh)
Other versions
CN116488957A (en
Inventor
阮召崧
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nanjing Jinzhen Microelectronics Technology Co ltd
Original Assignee
Nanjing Jinzhen Microelectronics Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nanjing Jinzhen Microelectronics Technology Co ltd filed Critical Nanjing Jinzhen Microelectronics Technology Co ltd
Priority to CN202310456803.7A priority Critical patent/CN116488957B/en
Publication of CN116488957A publication Critical patent/CN116488957A/en
Application granted granted Critical
Publication of CN116488957B publication Critical patent/CN116488957B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/46—Interconnection of networks
    • H04L12/4604—LAN interconnection over a backbone network, e.g. Internet, Frame Relay
    • H04L12/462—LAN interconnection over a bridge based backbone
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/02—Details
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L67/00—Network arrangements or protocols for supporting network services or applications
    • H04L67/50—Network services
    • H04L67/56—Provisioning of proxy services
    • H04L67/565—Conversion or adaptation of application format or content
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L67/00—Network arrangements or protocols for supporting network services or applications
    • H04L67/50—Network services
    • H04L67/56—Provisioning of proxy services
    • H04L67/568—Storing data temporarily at an intermediate stage, e.g. caching
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L2101/00—Indexing scheme associated with group H04L61/00
    • H04L2101/60—Types of network addresses
    • H04L2101/618—Details of network addresses
    • H04L2101/622—Layer-2 addresses, e.g. medium access control [MAC] addresses

Abstract

The application provides a signal processing method, a system and a bridge. The signal processing method comprises the following steps: accessing a first signal of the first ethernet device; information screening is carried out on the first signals, the first signals subjected to the information screening are converted into second signals, and the second signals are sent to the second Ethernet equipment; accessing a second signal of the second ethernet device; and carrying out information screening on the second signal, converting the second signal subjected to the information screening into the first signal, and sending the first signal to the first Ethernet equipment. According to the application, through information screening is carried out on the first signal sent by the first Ethernet device and the second signal sent by the second Ethernet device, the behavior conflict between the signal sent by the far-end device and the signal actively generated by the device is avoided, and the smooth real-time communication between the first Ethernet device and the second Ethernet device with different communication rates and no packet loss are realized.

Description

Signal processing method, system and bridge
Technical Field
The application belongs to the technical field of communication, and relates to a signal processing method, a system and a bridge.
Background
With the development and popularization of WIFI6, in the development of an access network from GE to 2.5G, a device capable of implementing bidirectional communication between devices with different communication rates is needed, and a bridge implements a scheme of rate matching and no packet loss through a buffer and a step-by-step back pressure manner, which needs to process a pause flow control message when implementing communication between two devices with different communication rates.
The pause flow control message received from the remote device and the pause flow control message actively generated by the device conflict in behavior, so that effective flow control information cannot be transmitted in real time in the information transmission process, and real-time flow control cannot be realized.
Disclosure of Invention
The application aims to provide a signal processing method, a system and a bridge, which are used for solving the technical problem that in the prior art, when the bridge needs to process a pause flow control message when communicating between two devices with different communication rates, the pause flow control message received from a remote device and the pause flow control message actively generated by the device conflict in behavior, so that effective flow control information cannot be transmitted in real time in the information transmission process.
In a first aspect, the present application provides a signal processing method applied to bidirectional communication between a first ethernet device and a second ethernet device having a different communication rate from the first ethernet device, the signal processing method comprising: accessing a first signal of the first ethernet device; information screening is carried out on the first signals, the first signals subjected to the information screening are converted into second signals, and the second signals are sent to the second Ethernet equipment; accessing a second signal of the second ethernet device; and carrying out information screening on the second signal, converting the second signal subjected to the information screening into the first signal, and sending the first signal to the first Ethernet equipment.
In one implementation of the first aspect, the first signal is matched to a communication rate of the first ethernet device and the second signal is matched to a communication rate of the second ethernet device.
In an implementation manner of the first aspect, the performing information filtering on the first signal, and converting the first signal after performing information filtering into the second signal includes: converting the first signal into a first Ethernet message; judging whether the first Ethernet message contains a first pause frame or not; when the first pause frame exists in the first Ethernet message, discarding the first pause frame, and caching the first Ethernet message after discarding the first pause frame; otherwise, directly caching the first Ethernet message; and converting the first Ethernet message into the second signal.
In an implementation manner of the first aspect, the performing information filtering on the second signal, and converting the filtered second signal into the first signal includes: converting the second signal into a second Ethernet message; judging whether the second Ethernet message contains a second pause frame or not; discarding the second pause frame when the second pause frame exists in the second Ethernet message, and caching the second Ethernet message after discarding the second pause frame; otherwise, directly caching the second Ethernet message; and converting the second Ethernet message into the first signal.
In an implementation manner of the first aspect, when the first pause frame exists in the first ethernet packet, discarding the first pause frame includes: temporarily caching the first Ethernet message frame by frame; judging whether the temporarily cached message is the first pause frame or not; when the temporarily cached message is the first pause frame, immediately clearing the cached message; when the temporarily cached message is not the first pause frame, reading the temporarily cached message; and/or discarding the second pause frame when the second pause frame exists in the second ethernet message, including the following steps: temporarily caching the second Ethernet message frame by frame; judging whether the temporarily cached message is the second pause frame or not; when the temporarily cached message is the second pause frame, immediately clearing the cached message; and when the temporarily cached message is not the second pause frame, reading the temporarily cached message.
In an implementation manner of the first aspect, after the determining whether the first ethernet packet includes the first pause frame, the method further includes: when the first pause frame exists in the first Ethernet message, controlling the reading of the cached second Ethernet message based on the first pause frame; and/or after the judging whether the second ethernet message includes the second pause frame, further includes: and when the second pause frame exists in the second Ethernet message, controlling the reading of the cached first Ethernet message based on the second pause frame.
In an implementation manner of the first aspect, before converting the first ethernet packet into the second signal, the method further includes: inserting a first stop frame or a first pause end frame into the first Ethernet message according to the cached first waterline threshold; converting the first Ethernet message inserted with the first stop frame or the first Ethernet message inserted with the first pause end frame into the second signal; and/or before the converting the second ethernet packet into the first signal, the method further includes: inserting a second stop frame or a second pause end frame into the second Ethernet message according to the cached second watermark threshold; and converting the second Ethernet message inserted with the second stop frame or the second Ethernet message inserted with the second pause end frame into the first signal.
In a second aspect, the present application provides a bridge for enabling bidirectional communication between a first ethernet device and a second ethernet device having a different communication rate than the first ethernet device, the bridge comprising: the system comprises a first detection module, a second detection module, a first storage module, a second storage module, a first screening module, a second screening module, a first MAC control module, a second MAC control module, a third MAC control module and a fourth MAC control module; the first end of the first MAC control module is used for accessing a first signal of the first Ethernet device and converting the first signal into a first Ethernet message, and the second end and the third end of the first MAC control module are respectively used for sending the first Ethernet message to the first screening module and the first detection module; the first detection module is configured to detect the first ethernet packet, so as to determine whether a first pause frame exists in the first ethernet packet; the first pause frame exists in the first Ethernet message, and the first detection module sends a first reading control instruction based on the first pause frame to the second storage module so as to realize the control of reading of the second storage module based on the first reading control instruction; the first screening module is connected with the first storage module and is used for temporarily caching the first Ethernet message frame by frame and judging whether the temporarily cached message is the first pause frame or not; when the temporarily cached message is the first pause frame, immediately clearing the temporarily cached message, and when the temporarily cached message is not the first pause frame, sending the temporarily cached message to the first storage module; the first storage module is used for inserting a first stop frame or a first pause end frame into the first Ethernet message according to a first waterline threshold value cached by the first storage module; the second MAC control module is configured to convert the first ethernet packet inserted with the first stop frame or the first ethernet packet inserted with the first pause end frame into a second signal, and send the second signal to the second ethernet device, so as to implement unidirectional communication from the first ethernet device to the second ethernet device; the first end of the third MAC control module is configured to access the second signal from the second ethernet device, the third MAC control module is configured to convert the second signal into a second ethernet packet, and the second end and the third end of the third MAC control module are respectively configured to send the second ethernet packet to the second screening module and the second detection module; the second detection module is configured to detect the second ethernet packet, so as to determine whether a second pause frame exists in the second ethernet packet; when the second pause frame exists in the second Ethernet message, the second detection module sends a second read control instruction based on the second pause frame to the first storage module so as to realize the control of the reading of the first storage module based on the second read control instruction; the second screening module is connected with the second storage module and is used for temporarily caching the second ethernet message frame by frame, judging whether the temporarily cached message is the second pause frame, immediately clearing the temporarily cached message when the temporarily cached message is the second pause frame, and sending the temporarily cached message to the second storage module when the temporarily cached message is not the second pause frame; the second storage module is used for inserting a second stop frame or a second pause end frame into the second Ethernet message according to a second waterline threshold value cached by the second storage module; the fourth MAC control module is configured to convert the second ethernet packet inserted with the second stop frame or the second ethernet packet inserted with the second pause end frame into a first signal, and send the first signal to the first ethernet device, so as to implement unidirectional communication from the second ethernet device to the first ethernet device.
In an implementation manner of the second aspect, the bridge further includes: a first insertion module and/or a second insertion module; the first doping module is respectively connected with the first storage module and the second MAC control module; inserting the first stop frame or the first pause end frame into the first ethernet message by inserting the first stop frame or the first pause end frame into the first insertion module; and/or the second insertion module is respectively connected with the second storage module and the fourth MAC control module; inserting the second stop frame or the second pause end frame into the second ethernet message by inserting the second stop frame or the second pause end frame into the second insertion module.
In a third aspect, the present application provides a signal processing system comprising: a bridge according to any one of the first ethernet device, the second ethernet device and the second aspect of the present application; wherein the communication rates of the first Ethernet device and the second Ethernet device are different; the bridge is respectively connected with the first Ethernet device and the second Ethernet device; the bridge is used for converting a first signal sent by the first Ethernet device into a second signal after information screening, and converting the second signal sent by the second Ethernet device into the first signal after information screening; and the bridge is configured to enable bidirectional communication between the first ethernet device and the second ethernet device 13.
As described above, the signal processing method, system and bridge of the present application have the following advantages:
according to the application, through information screening of the first signal sent by the first Ethernet device and the second signal sent by the second Ethernet device, the behavior conflict between the signal sent by the remote device and the signal actively generated by the device is avoided; and through a pause frame mechanism, smooth real-time communication between the first Ethernet device and the second Ethernet device with different communication rates is realized without packet loss.
Drawings
Fig. 1 shows a schematic diagram of the operation of a bridge according to an embodiment of the application.
Fig. 2 is a schematic structural diagram of a bridge according to an embodiment of the application.
Fig. 3 is a schematic structural diagram of a bridge according to an embodiment of the application.
Fig. 4 is a flowchart of a signal processing method according to an embodiment of the application.
Fig. 5 is a flowchart of a signal processing method according to an embodiment of the application.
Fig. 6 is a flowchart of a signal processing method according to an embodiment of the application.
Fig. 7 is a flowchart of a signal processing method according to an embodiment of the application.
Fig. 8 is a flowchart of a signal processing method according to an embodiment of the application.
Fig. 9 is a schematic structural diagram of a bridge according to an embodiment of the application.
Fig. 10 is a schematic diagram of a signal processing system according to an embodiment of the application.
Description of element reference numerals
1000. Signal processing system
11 RGMII device
12 HSGMII device
100. Bridge connector
200. First Ethernet device
300. Second Ethernet device
101. First MAC control module
102. Second MAC control module
103. Third MAC control module
104. Fourth MAC control module
105. First detection module
106. Second detection module
107. First screening module
108. Second screening module
109. First memory module
110. Second memory module
111. First insert module
112. Second insert module
113. First signal conversion module
114. Second signal conversion module
115. Third signal conversion module
116. Fourth signal conversion module
117. First MAC controller
118. Second MAC controller
119. Third MAC controller
120. Fourth MAC controller
S1 to S4 steps
S21 to S24 steps
Steps S231 to S233
S41 to S44 steps
S431 to S433 steps
Detailed Description
Other advantages and effects of the present application will become apparent to those skilled in the art from the following disclosure, which describes the embodiments of the present application with reference to specific examples. The application may be practiced or carried out in other embodiments that depart from the specific details, and the details of the present description may be modified or varied from the spirit and scope of the present application. It should be noted that the following embodiments and features in the embodiments may be combined with each other without conflict.
It should be noted that the illustrations provided in the following embodiments merely illustrate the basic concept of the present application by way of illustration, and only the components related to the present application are shown in the drawings and are not drawn according to the number, shape and size of the components in actual implementation, and the form, number and proportion of the components in actual implementation may be arbitrarily changed, and the layout of the components may be more complicated.
The embodiment of the application provides a signal processing method, a system and a bridge, which avoid behavior conflict between a signal sent by a remote device and a signal actively generated by the device by carrying out information screening on a first signal sent by first Ethernet equipment and a second signal sent by second Ethernet equipment; and through a pause frame mechanism, smooth real-time communication between the first Ethernet device and the second Ethernet device with different communication rates is realized without packet loss.
The following embodiments of the present application provide a signal processing method, system and bridge, including but not limited to a bridge, and the following description will take the bridge as an example.
As shown in fig. 1, the present embodiment provides a bridge 100, which implements bidirectional real-time communication between an RGMII device 11 and an HSGMII device 12 through bidirectional conversion of an RGMII signal and an HSGMII signal.
RGMII (Reduced Gigabit Media Independent Interface) is Reduced GMII (gigabit media independent interface), RGMII adopts 4-bit data interface, working clock 125MHz, and transmitting data at the same time on rising edge and falling edge, so the transmission rate can reach 1000Mbps.
HSGMII (High serial Gigabit Media Independent Interface) high-speed serial media independent interface, supporting an interface rate of 2.5G (serial rate is 3.125G, 8B/10B coding is supported, and transmission bandwidth is 2.5Gbps after coding overhead is deducted).
One end of the bridge 100 is connected to an RGMII port of the RGMII device 11, and can communicate with 1000Mbps ethernet, and the other end is connected to an HSGMII port of the HSGMII device 12, and can communicate with 2.5Gbps ethernet.
Since the pause frames contained in the signals sent by the devices at both ends of the bridge 100 may collide with the pause frames actively generated by the bridge 100 in behavior, effective flow control information cannot be transferred in real time in the information transfer process.
The application screens pause frames in signals sent by devices at both ends of the bridge 100 by a signal processing method to avoid behavior conflict between signals sent by remote devices and signals actively generated by the device.
As shown in fig. 2, the present embodiment provides a bridge 100, which includes a first detection module 105, a second detection module 106, a first storage module 109, a second storage module 110, a first screening module 107, a second screening module 108, a first MAC control module 101, a second MAC control module 102, a third MAC control module 103, a fourth MAC control module 104, a first insertion module 111, and a second insertion module 112.
Specifically, the first MAC control module 101 and the fourth MAC control module 104 are both connected to the RGMII device 11, the second MAC control module 102 and the third MAC control module 103 are both connected to the HSGMII device 12, the second end and the third end of the first MAC control module 101 are respectively connected to the first detection module 105 and the first screening module 107, and the second end and the third end of the second MAC control module 102 are respectively connected to the second detection module 106 and the second screening module 108.
In the direction of communication of the RGMII device 11 to the HSGMII device 12.
The first MAC control module 101 is configured to convert an RGMII signal of the RGMII device 11 into a GMII signal that the first MAC control module 101 can parse, and convert the converted GMII signal into an ethernet packet.
A first detecting module 105, configured to detect a Pause frame (a special ethernet message, used to inform a transmitting end to Pause transmitting the ethernet message or start transmitting the ethernet message, including a Pause frame Pause off and a Pause end frame Pause on), control the reading of the second storage module 110 according to the type of the Pause frame, parse to Pause on, and start reading the second storage module 110; otherwise, resolving to Pause off, then suspending reading second memory module 110.
The first filtering module 107 is configured to temporarily buffer the ethernet packet frame by frame, determine whether the temporarily buffered packet is a pause frame, immediately clear the temporarily buffered packet when determining that the temporarily buffered packet is a pause frame, and send the temporarily buffered packet to the first storage module 109 when the temporarily buffered packet is not a pause frame.
The first storage module 109 is configured to temporarily buffer the screened ethernet packet, and determine to send a control signal that is to be full and empty according to the buffered watermark threshold, and is configured to control the first insertion module 111 of the next stage.
The first insertion module 111 performs insertion of the Pause on and Pause off frames according to the control signal of the first storage module 109.
A fourth MAC control module 104, configured to convert the ethernet packet into an HSGMII signal of the HSGMII device 12 interface.
In the communication direction of the HSGMII device 12 to the RGMII device 11.
The third MAC control module 103 is configured to convert the HSGMII signal of the HSGMII device 12 into a GMII signal that can be parsed by the third MAC control module 103 and convert the converted GMII signal into an ethernet packet.
The second detection module 106 is configured to detect the Pause frame, control reading of the first storage module 109 according to the type of the Pause frame, parse to Pause on, and start reading the first storage module 109; otherwise, resolving to Pause off, then suspending reading first memory module 109.
The second screening module 108 is configured to temporarily buffer the ethernet packet frame by frame, determine whether the temporarily buffered packet is a pause frame, immediately clear the temporarily buffered packet when determining that the temporarily buffered packet is a pause frame, and send the temporarily buffered packet to the second storage module 110 when the temporarily buffered packet is not a pause frame.
The second storage module 110 is configured to temporarily buffer the filtered ethernet packets, and determine to send out a control signal that is to be full or empty according to the buffered watermark threshold, and is configured to control the second insertion module 112 of the next stage.
The second insertion module 112 performs insertion of the Pause on and Pause off frames according to the control signal of the first memory module 109.
The second MAC control module 102 is configured to convert the ethernet packet into an RGMII signal of the RGMII device 11 interface.
Further, as shown in fig. 3, the HSGMII interface is on the left side of the present embodiment, and the fourth signal conversion module 116 and the third signal conversion module 115 are utilized to convert the HSGMII signal received on the left side into a GMII signal, and the GMII signal sent is converted into an HSGMII signal, so that the GMII interface is connected to the second MAC controller 118 and the third MAC controller 119. The second MAC controller 118 and the third MAC controller 119 receive a GMII signal or transmit a GMII signal.
The interface definition for fig. 3 is as follows:
HSGMII interface
RGMII interface
In the direction of communication of the RGMII device 11 to the HSGMII device 12.
After receiving the GMII signal converted by the first signal conversion module 113, the first MAC controller 117 converts the received GMII signal into an ethernet packet, and sends the ethernet packet to the first detection module 105 and the first screening module 107, and detects the Pause frame through the first detection module 105, and controls reading of the second storage module 110 according to the type of the Pause frame; the first filtering module 107 discards the Pause frame contained in the ethernet message to avoid the Pause frame contained in the signal sent by the RGMII device 11 from colliding with the Pause frame inserted by the first inserting module 111, and simultaneously sends the ethernet message with the Pause frame discarded to the first storing module 109.
In the communication direction of the HSGMII device 12 to the RGMII device 11.
After receiving the GMII signal converted by the third signal conversion module 115, the third MAC controller 119 converts the received GMII signal into an ethernet packet, and sends the ethernet packet to the second detection module 106 and the second screening module 108, and detects the Pause frame through the second detection module 106, and controls reading of the first storage module 109 according to the type of the Pause frame; the Pause frame contained in the ethernet message is discarded by the second screening module 108, so as to avoid collision between the Pause frame contained in the signal sent by the HSGMII device 12 and the Pause frame inserted by the second inserting module 112, and meanwhile, the ethernet message with the Pause frame discarded is sent to the second storing module 110.
The following describes the technical solution in the embodiment of the present application in detail with reference to the drawings in the embodiment of the present application.
The present embodiment provides a signal processing method applied to bidirectional communication between a first ethernet device 200 and a second ethernet device 300 having a different communication rate from the first ethernet device 200.
As shown in fig. 4, in an embodiment, the signal processing method of the present application includes the following steps:
step S1, a first signal of a first Ethernet device is accessed.
Specifically, the first signal is at the same communication rate as the first ethernet device.
In an embodiment, the first ethernet device is an RGMII device, and the first signal is an RGMII signal with the same communication rate as the RGMII device.
And S2, carrying out information screening on the first signals, converting the first signals subjected to the information screening into second signals, and sending the second signals to second Ethernet equipment.
Specifically, the second signal is at the same communication rate as the second ethernet device.
In an embodiment, the second ethernet device is an HSGMII device, and the second signal is an HSGMII signal having the same communication rate as the HSGMII device.
Further, as shown in fig. 5, in an embodiment, performing information filtering on the first signal, and converting the first signal after performing information filtering into the second signal includes the following steps:
Step S21, converting the first signal into a first Ethernet message.
Specifically, in an embodiment, the first ethernet device is an RGMII device, and the first signal is an RGMII signal with the same communication rate as the RGMII device. Converting RGMII signal into GMII signal and converting GMII signal into first Ethernet message.
Step S22, judging whether the first Ethernet message contains a first pause frame.
It should be noted that the first pause frame may be a stop frame or a pause end frame.
Step S23, when a first pause frame exists in the first Ethernet message, discarding the first pause frame, and caching the first Ethernet message after discarding the first pause frame; otherwise, the first Ethernet message is cached directly.
Specifically, when a first pause frame exists in the first ethernet message, the first pause frame in the first ethernet message is deleted, so as to avoid collision with a first stop frame or a first pause end frame inserted in the first ethernet message according to the cached first waterline threshold, and running errors are caused.
Further, as shown in fig. 6, when there is a first pause frame in the first ethernet packet, discarding the first pause frame includes the following steps:
Step S231, temporarily buffering the first Ethernet message frame by frame.
In one embodiment, the first ethernet message is written frame by frame through a Associate DAT Buffer buffer space of the Associate DAT Buffer is preferably 64Bytes.
Step S232, determining whether the temporarily buffered packet is the first pause frame.
Specifically, it is determined whether the temporarily buffered 64Bytes message is the first pause frame or includes flag information of the first pause frame.
Step S233, when the temporarily cached message is a first pause frame, immediately clearing the cached message; and when the temporarily cached message is not the first pause frame, reading the temporarily cached message.
In one embodiment, when the temporarily cached 64Bytes message is the first pause frame, the 64Bytes message is prohibited from being read, and Associate DAT Buffer is immediately emptied; otherwise, if the temporarily cached 64Bytes message is judged not to be the first pause frame, the temporarily cached 64Bytes message is controlled to be read.
Further, some first pause frames have lengths exceeding 64Bytes, so as to increase the running speed, while clearing Associate DAT Buffer, it is determined whether the first 64Bytes message contains the control parameters of the first pause frame, if not, writing of the subsequent message of the first pause frame is refused until the message containing the control parameters cannot be written into Associate DAT Buffer, and immediately clearing the message containing the control parameters after writing.
For example, if the length of a first pause frame is 256Bytes, it is determined at the time of flushing Associate DAT Buffer whether the first 64Bytes packet includes the control parameters of the first pause frame, if not, writing the second 64Bytes packet and the third 64Bytes packet of the first pause frame is refused, and when the last 64Bytes packet of the first pause frame is reached, the first pause frame is temporarily buffered and immediately cleared for writing the next 64Bytes packet.
In one embodiment, after determining whether the first ethernet packet includes the first pause frame, the method further includes:
and when the first pause frame exists in the first Ethernet message, controlling the reading of the cached second Ethernet message based on the first pause frame.
Specifically, if the first pause frame is a pause end frame, starting to read the cached second Ethernet message; otherwise, if the first pause frame is a stop frame, after the second Ethernet message which is currently being read is read, the second Ethernet message which is currently being read is paused to be read.
Step S24, converting the first Ethernet message into a second signal.
Specifically, before converting the first ethernet packet into the second signal, the method further includes: and inserting a first stop frame or a first pause end frame into the first Ethernet message according to the cached first waterline threshold value, and converting the first Ethernet message inserted with the first stop frame or the first Ethernet message inserted with the first pause end frame into a second signal.
If the buffer is judged to be full according to the first waterline threshold, a first stop frame is inserted into the first Ethernet message; otherwise, if the buffer is idle according to the first waterline threshold, a first pause end frame is inserted into the first Ethernet message.
And step S3, accessing a second signal of the second Ethernet equipment.
In an embodiment, the second ethernet device is an HSGMII device, and the second signal is an HSGMII signal having the same communication rate as the HSGMII device.
And S4, carrying out information screening on the second signal, converting the second signal subjected to the information screening into a first signal, and sending the first signal to the first Ethernet equipment.
In an embodiment, the second ethernet device is an HSGMII device, and the second signal is an HSGMII signal having the same communication rate as the HSGMII device.
Further, as shown in fig. 7, in an embodiment, performing information filtering on the second signal, and converting the second signal after performing information filtering into the first signal includes the following steps:
step S41, converting the second signal into a second Ethernet message.
Specifically, in one embodiment, the second ethernet device is an HSGMII device, and the second signal is an HSGMII signal with the same communication rate as the HSGMII device, and after converting the HSGMII signal into the GMII signal, the GMII signal is converted into the second ethernet packet.
Step S42, judging whether the second Ethernet message contains a second pause frame.
It should be noted that the second pause frame may be a stop frame or a pause end frame.
Step S43, when there is a second pause frame in the second Ethernet message, discarding the second pause frame, and buffering the second Ethernet message after discarding the second pause frame; otherwise, the second Ethernet message is directly cached.
Specifically, when the second pause frame exists in the second ethernet message, the second pause frame in the second ethernet message is deleted, so as to avoid collision with a second stop frame or a second pause end frame inserted in the second ethernet message according to the cached second watermark threshold, which results in operation error.
Further, as shown in fig. 8, in an embodiment, when there is a second pause frame in the second ethernet packet, discarding the second pause frame includes the following steps:
step S431, temporarily buffering the second Ethernet message frame by frame.
In one embodiment, the second ethernet message is written frame by frame through a Associate DAT Buffer buffer space of the Associate DAT Buffer is preferably 64Bytes.
Step S432, judging whether the temporarily buffered packet is a second pause frame.
Specifically, it is determined whether the temporarily buffered 64Bytes message is a second pause frame or includes flag information of the second pause frame.
Step S433, when the temporarily buffered message is the second pause frame, immediately clearing the buffered message; and when the temporarily cached message is not the second pause frame, reading the temporarily cached message.
In one embodiment, when the temporarily buffered 64Bytes message is the second pause frame, the 64Bytes message is prohibited from being read, and Associate DAT Buffer is immediately emptied; otherwise, if the temporarily cached 64Bytes message is judged not to be the second pause frame, the temporarily cached 64Bytes message is controlled to be read.
Further, some second pause frames have lengths exceeding 64Bytes, so as to increase the running speed, while clearing Associate DAT Buffer, it is determined whether the first 64Bytes message contains the control parameters of the first pause frame, if not, writing of the subsequent message of the second pause frame is refused until the message containing the control parameters cannot be written into Associate DAT Buffer, and immediately clearing the message containing the control parameters after writing.
For example, if the length of a second pause frame is 256Bytes, it is determined at the time of flushing Associate DAT Buffer whether the first 64Bytes packet includes the control parameters of the second pause frame, if not, writing the second 64Bytes packet and the third 64Bytes packet of the second pause frame is refused, and when the last 64Bytes packet of the second pause frame is reached, the first 64Bytes packet is temporarily buffered and immediately cleared for writing the next 64Bytes packet.
In one embodiment, after determining whether the second ethernet packet includes the second pause frame, the method further includes:
and when the second pause frame exists in the second Ethernet message, controlling the reading of the cached first Ethernet message based on the second pause frame.
Specifically, if the second pause frame is a pause end frame, starting to read the cached first Ethernet message; otherwise, if the second pause frame is a stop frame, after the first Ethernet message of the buffer memory which is currently being read is read, the first Ethernet message of the buffer memory is paused to be read.
Step S44, converting the second Ethernet message into a first signal.
Specifically, before converting the second ethernet packet into the first signal, inserting a second stop frame or a second pause end frame into the second ethernet packet according to the buffered second watermark threshold, and converting the second ethernet packet into which the second stop frame is inserted or the second ethernet packet into which the second pause end frame is inserted into the first signal.
If the buffer is judged to be full according to the second waterline threshold, inserting a second stop frame into the first Ethernet message; otherwise, if the buffer space is judged according to the second waterline threshold value, a first pause end frame is inserted into the first Ethernet message.
It should be noted that, the specific working principle of the signal processing method of the present application may refer to the description of the working principle of the bridge, so that a detailed description is omitted herein.
The protection scope of the signal processing method according to the embodiment of the present application is not limited to the execution sequence of the steps listed in the embodiment, and all the schemes implemented by adding or removing steps and replacing steps according to the prior art according to the principles of the present application are included in the protection scope of the present application.
The present embodiment provides a bridge for implementing bidirectional communication between a first ethernet device and a second ethernet device having a different communication rate from the first ethernet device.
As shown in fig. 9, in one embodiment, the bridge 100 of the present application includes: the first detection module 105, the second detection module 106, the first storage module 109, the second storage module 110, the first screening module 107, the second screening module 108, the first MAC control module 101, the second MAC control module 102, the third MAC control module 103, and the fourth MAC control module 104.
Specifically, the first end of the first MAC control module 101 is configured to access a first signal of the first ethernet device 200 and convert the first signal into a first ethernet packet, and the second end and the third end of the first MAC control module 101 are respectively configured to send the first ethernet packet to the first screening module 107 and the first detection module 105.
In an embodiment, the first MAC control module 101 includes a first signal conversion module 113 and a first MAC controller 117, where the first signal conversion module 113 is configured to convert a first signal into a third signal that can be parsed by the first MAC controller 117, and the first MAC controller 117 is configured to convert the third signal into a first ethernet packet.
The first detection module 105 is configured to detect a first ethernet packet, so as to determine whether a first pause frame exists in the first ethernet packet; when there is a first pause frame in the first ethernet packet, the first detection module 105 sends a first read control command based on the first pause frame to the second storage module 110, so as to control reading of the second storage module 110 based on the first read control command.
In an embodiment, the first detection module 105 is configured to detect whether a first pause frame exists in the first ethernet packet, update the pause_timer counter according to the first pause frame after the first pause frame is detected, and enable/disable the first read control command according to the state of the counter being 0 or not being 0, so as to control the reading of the second storage module 110 based on the first read control command.
The first screening module 107 is connected to the first storage module 109, and is configured to temporarily buffer the first ethernet packet frame by frame, and determine whether the temporarily buffered packet is a first pause frame; the temporarily buffered message is cleared immediately when it is the first pause frame, and is sent to the first storage module 109 when it is not the first pause frame.
In one embodiment, the first ethernet packet is temporarily buffered frame by frame, and when the temporarily buffered packet is the first pause frame, the buffered packet is immediately cleared, otherwise, the first storage module 109 is controlled to read the temporarily buffered packet.
Specifically, the first ethernet packet is written frame by frame through a Associate DAT Buffer, and preferably, the buffer space of Associate DAT Buffer is 64Bytes. After each first Ethernet message of 64Bytes is cached, judging whether the TYPE field in the first Ethernet message is represented as 0X8808, if so, indicating that the first Ethernet message is a first pause frame, immediately clearing the cached 64Bytes message, and continuing to temporarily cache the next 64Bytes message.
Further, some first pause frames have lengths exceeding 64Bytes, so as to increase the running speed, while clearing Associate DAT Buffer, it is determined whether the first 64Bytes message contains the control parameters of the first pause frame, if not, writing of the subsequent message of the first pause frame is refused until the message containing the control parameters cannot be written into Associate DAT Buffer, and immediately clearing the message containing the control parameters after writing.
The first storage module 109 is configured to insert a first stop frame or a first pause end frame in the first ethernet packet according to the first watermark threshold buffered in itself.
The second MAC control module 102 is configured to convert the first ethernet packet inserted with the first stop frame or the first ethernet packet inserted with the first pause end frame into a second signal, and send the second signal to the second ethernet device 300, so as to implement unidirectional communication from the first ethernet device 200 to the second ethernet device 300.
In an embodiment, the second MAC control module 102 includes a second signal conversion module 114 and a second MAC controller 118, where the second MAC controller 118 is configured to convert the first ethernet packet with the first stop frame inserted or the first ethernet packet with the first pause end frame inserted into a third signal; the second signal conversion module 114 is configured to convert the third signal into the second signal, so as to implement unidirectional communication from the first ethernet device 200 to the second ethernet device 300.
The first end of the third MAC control module 103 is configured to access a second signal from the second ethernet device 300, the third MAC control module 103 is configured to convert the second signal into a second ethernet packet, and the second end and the third end of the third MAC control module 103 are respectively configured to send the second ethernet packet to the second screening module 108 and the second detection module 106.
In an embodiment, the third MAC control module 103 includes a third signal conversion module 115 and a third MAC controller 119, where the third signal conversion module 115 is configured to convert the second signal into a third signal, and the third MAC controller 119 is configured to convert the third signal into a second ethernet packet.
The second detection module 106 is configured to detect a second ethernet packet to determine whether a second pause frame exists in the second ethernet packet; when there is a second pause frame in the second ethernet packet, the second detection module 106 sends a second read control instruction based on the second pause frame to the first storage module 109, so as to control reading of the first storage module 109 based on the second read control instruction.
In an embodiment, the second detection module 106 is configured to detect whether a second pause frame exists in the second ethernet packet, update the pause_timer counter according to the second pause frame after the second pause frame is detected, and enable/disable the second read control command according to the state of the counter being 0 or not being 0, so as to control the reading of the second storage module 110 based on the second read control command.
The second screening module 108 is connected to the second storage module 110, and is configured to temporarily buffer the second ethernet packet frame by frame, determine whether the temporarily buffered packet is a second pause frame, immediately clear the temporarily buffered packet when the temporarily buffered packet is the second pause frame, and send the temporarily buffered packet to the second storage module 110 when the temporarily buffered packet is not the second pause frame.
In one embodiment, the second ethernet packet is temporarily buffered frame by frame, and when the temporarily buffered packet is the second pause frame, the buffered packet is immediately cleared, otherwise, the second storage module 110 is controlled to read the temporarily buffered packet.
Specifically, the second ethernet packet is written frame by frame through a Associate DAT Buffer, and preferably, the buffer space of Associate DAT Buffer is 64Bytes. After each buffer of 64Bytes of the two Ethernet messages, judging whether the TYPE field in the two Ethernet messages is represented as 0X8808, if so, indicating that the two Ethernet messages are second pause frames, immediately clearing the buffer of 64Bytes of the two Ethernet messages, and continuing to temporarily buffer the next 64Bytes of the two Ethernet messages.
Further, some second pause frames have lengths exceeding 64Bytes, so as to increase the running speed, while clearing Associate DAT Buffer, it is determined whether the first 64Bytes message contains the control parameters of the first pause frame, if not, writing of the subsequent message of the second pause frame is refused until the message containing the control parameters cannot be written into Associate DAT Buffer, and immediately clearing the message containing the control parameters after writing.
For example, if the length of a second pause frame is 256Bytes, it is determined at the time of flushing Associate DAT Buffer whether the first 64Bytes packet includes the control parameters of the second pause frame, if not, writing the second 64Bytes packet and the third 64Bytes packet of the second pause frame is refused, and when the last 64Bytes packet of the second pause frame is reached, the first 64Bytes packet is temporarily buffered and immediately cleared for writing the next 64Bytes packet.
The second storage module 110 is configured to insert a second stop frame or a second pause end frame in the second ethernet packet according to the second watermark threshold buffered in the second storage module.
The fourth MAC control module 104 is configured to convert the second ethernet packet inserted with the second stop frame or the second ethernet packet inserted with the second pause end frame into the first signal, and send the first signal to the first ethernet device 200, so as to implement unidirectional communication from the second ethernet device 300 to the first ethernet device 200.
In an embodiment, the fourth MAC control module 104 includes a fourth signal conversion module 116 and a fourth MAC controller 120, where the fourth MAC controller 120 is configured to convert the second ethernet packet with the second stop frame inserted or the second ethernet packet with the second pause end frame inserted into a third signal; the fourth signal conversion module 116 is configured to convert the third signal into the first signal, so as to implement unidirectional communication from the second ethernet device 300 to the first ethernet device 200.
It should be noted that, in the embodiment of the present application, the sizes of the first storage module 109 and the second storage module 110 are determined according to the size of the maximum transmission unit. Preferably, the first memory module 109 and the second memory module 110 are at least twice as large as the maximum transmission unit.
In an embodiment, the bridge 100 further includes a first insertion module 111 and/or a second insertion module 112; wherein the first inserting module 111 is connected to the first storing module 109 and the second MAC control module 102, respectively; inserting the first stop frame or the first pause end frame into the first ethernet message by inserting the first stop frame or the first pause end frame into the first inserting module 111; and/or the number of the groups of groups,
the second inserting module 112 is connected with the second storage module 110 and the fourth MAC control module, respectively; inserting the second stop frame or the second pause end frame into the second ethernet message is achieved by inserting the second stop frame or the second pause end frame into the second insertion module 112.
It should be noted that, it should be understood that the above division of each module is merely a division of a logic function, and may be fully or partially integrated into one physical entity or may be physically separated. And these modules may all be implemented in software in the form of calls by the processing element; or can be realized in hardware; the method can also be realized in a form of calling software by a processing element, and the method can be realized in a form of hardware by a part of modules. For example, the x module may be a processing element that is set up separately, may be implemented in a chip of the apparatus, or may be stored in a memory of the apparatus in the form of program code, and the function of the x module may be called and executed by a processing element of the apparatus. The implementation of the other modules is similar. In addition, all or part of the modules can be integrated together or can be independently implemented. The processing element described herein may be an integrated circuit having signal processing capabilities. In implementation, each step of the above method or each module above may be implemented by an integrated logic circuit of hardware in a processor element or an instruction in a software form.
The embodiment of the present application further provides a signal processing system, which includes the first ethernet device 200, the second ethernet device 300, and the bridge 100 according to the embodiment of the present application.
As shown in fig. 10, the bridge 100 is connected to the first ethernet device 200 and the second ethernet device 300, respectively, where the bridge 100 is configured to convert a first signal sent by the first ethernet device 200 into a second signal after information screening, and convert a second signal sent by the second ethernet device 300 into a first signal after information screening; and the bridge 100 is used for enabling the first ethernet device 200 and the second ethernet device 300 to perform bidirectional communication.
Note that, the communication rates of the first ethernet device 200 and the second ethernet device 300 are different.
The descriptions of the processes or structures corresponding to the drawings have emphasis, and the descriptions of other processes or structures may be referred to for the parts of a certain process or structure that are not described in detail.
In summary, the present application avoids the behavior conflict between the signal sent by the remote device and the signal actively generated by the device by performing information screening on the first signal sent by the first ethernet device and the second signal sent by the second ethernet device; and through a pause frame mechanism, smooth real-time communication between the first Ethernet device and the second Ethernet device with different communication rates is realized without packet loss. Therefore, the application effectively overcomes various defects in the prior art and has high industrial utilization value.
The above embodiments are merely illustrative of the principles of the present application and its effectiveness, and are not intended to limit the application. Modifications and variations may be made to the above-described embodiments by those skilled in the art without departing from the spirit and scope of the application. Accordingly, it is intended that all equivalent modifications and variations of the application be covered by the claims, which are within the ordinary skill of the art, be within the spirit and scope of the present disclosure.

Claims (9)

1. A signal processing method applied to bidirectional communication between a first ethernet device and a second ethernet device having a different communication rate from the first ethernet device, the signal processing method comprising:
accessing a first signal of the first ethernet device;
information screening is carried out on the first signals, the first signals subjected to the information screening are converted into second signals, and the second signals are sent to the second Ethernet equipment; the step of performing information screening on the first signal and converting the first signal after the information screening into a second signal includes:
converting the first signal into a first Ethernet message;
Judging whether the first Ethernet message contains a first pause frame or not;
when the first pause frame exists in the first Ethernet message, discarding the first pause frame, and caching the first Ethernet message after discarding the first pause frame; otherwise, directly caching the first Ethernet message;
converting the first ethernet message into the second signal; accessing a second signal of the second ethernet device; and carrying out information screening on the second signal, converting the second signal subjected to the information screening into the first signal, and sending the first signal to the first Ethernet equipment.
2. The signal processing method of claim 1, wherein the first signal is rate matched to a communication of the first ethernet device; the second signal is rate matched to the communication of the second ethernet device.
3. The signal processing method according to claim 1, wherein the step of performing information screening on the second signal and converting the second signal after the information screening into the first signal comprises the steps of:
converting the second signal into a second Ethernet message;
Judging whether the second Ethernet message contains a second pause frame or not;
discarding the second pause frame when the second pause frame exists in the second Ethernet message, and caching the second Ethernet message after discarding the second pause frame; otherwise, directly caching the second Ethernet message;
and converting the second Ethernet message into the first signal.
4. A signal processing method according to claim 3, wherein said discarding the first pause frame when the first pause frame is present in the first ethernet message comprises the steps of:
temporarily caching the first Ethernet message frame by frame;
judging whether the temporarily cached message is the first pause frame or not;
when the temporarily cached message is the first pause frame, immediately clearing the cached message; when the temporarily cached message is not the first pause frame, reading the temporarily cached message; and/or
And when the second pause frame exists in the second ethernet message, discarding the second pause frame, including the following steps:
temporarily caching the second Ethernet message frame by frame;
judging whether the temporarily cached message is the second pause frame or not;
When the temporarily cached message is the second pause frame, immediately clearing the cached message; and when the temporarily cached message is not the second pause frame, reading the temporarily cached message.
5. The signal processing method according to claim 3, wherein the determining whether the first ethernet packet includes a first pause frame further comprises:
when the first pause frame exists in the first Ethernet message, controlling the reading of the cached second Ethernet message based on the first pause frame; and/or
The determining whether the second ethernet packet includes a second pause frame further includes:
and when the second pause frame exists in the second Ethernet message, controlling the reading of the cached first Ethernet message based on the second pause frame.
6. The signal processing method according to claim 3, wherein before converting the first ethernet packet into the second signal, further comprises:
inserting a first stop frame or a first pause end frame into the first Ethernet message according to the cached first waterline threshold;
converting the first Ethernet message inserted with the first stop frame or the first Ethernet message inserted with the first pause end frame into the second signal; and/or
Before the second ethernet packet is converted into the first signal, the method further includes:
inserting a second stop frame or a second pause end frame into the second Ethernet message according to the cached second watermark threshold;
and converting the second Ethernet message inserted with the second stop frame or the second Ethernet message inserted with the second pause end frame into the first signal.
7. A bridge for enabling bi-directional communication between a first ethernet device and a second ethernet device having a different communication rate than the first ethernet device, the bridge comprising: the system comprises a first detection module, a second detection module, a first storage module, a second storage module, a first screening module, a second screening module, a first MAC control module, a second MAC control module, a third MAC control module and a fourth MAC control module; wherein, the liquid crystal display device comprises a liquid crystal display device,
the first end of the first MAC control module is used for accessing a first signal of the first Ethernet device and converting the first signal into a first Ethernet message, and the second end and the third end of the first MAC control module are respectively used for sending the first Ethernet message to the first screening module and the first detection module;
The first detection module is configured to detect the first ethernet packet, so as to determine whether a first pause frame exists in the first ethernet packet; when the first pause frame exists in the first Ethernet message, the first detection module sends a first reading control instruction based on the first pause frame to the second storage module so as to realize the control of reading of the second storage module based on the first reading control instruction;
the first screening module is connected with the first storage module and is used for temporarily caching the first Ethernet message frame by frame and judging whether the temporarily cached message is the first pause frame or not; when the temporarily cached message is the first pause frame, immediately clearing the temporarily cached message, and when the temporarily cached message is not the first pause frame, sending the temporarily cached message to the first storage module;
the first storage module is used for inserting a first stop frame or a first pause end frame into the first Ethernet message according to a first waterline threshold value cached by the first storage module;
the second MAC control module is configured to convert the first ethernet packet inserted with the first stop frame or the first ethernet packet inserted with the first pause end frame into a second signal, and send the second signal to the second ethernet device, so as to implement unidirectional communication from the first ethernet device to the second ethernet device;
The first end of the third MAC control module is configured to access the second signal from the second ethernet device, the third MAC control module is configured to convert the second signal into a second ethernet packet, and the second end and the third end of the third MAC control module are respectively configured to send the second ethernet packet to the second screening module and the second detection module;
the second detection module is configured to detect the second ethernet packet, so as to determine whether a second pause frame exists in the second ethernet packet; when the second pause frame exists in the second Ethernet message, the second detection module sends a second read control instruction based on the second pause frame to the first storage module so as to realize the control of the reading of the first storage module based on the second read control instruction;
the second screening module is connected with the second storage module and is used for temporarily caching the second ethernet message frame by frame, judging whether the temporarily cached message is the second pause frame, immediately clearing the temporarily cached message when the temporarily cached message is the second pause frame, and sending the temporarily cached message to the second storage module when the temporarily cached message is not the second pause frame;
The second storage module is used for inserting a second stop frame or a second pause end frame into the second Ethernet message according to a second waterline threshold value cached by the second storage module;
the fourth MAC control module is configured to convert the second ethernet packet inserted with the second stop frame or the second ethernet packet inserted with the second pause end frame into a first signal, and send the first signal to the first ethernet device, so as to implement unidirectional communication from the second ethernet device to the first ethernet device.
8. The bridge of claim 7, wherein the bridge further comprises: a first insertion module and/or a second insertion module; wherein, the liquid crystal display device comprises a liquid crystal display device,
the first insertion module is respectively connected with the first storage module and the second MAC control module; inserting the first stop frame or the first pause end frame into the first ethernet message by inserting the first stop frame or the first pause end frame into the first insertion module; and/or the number of the groups of groups,
the second insertion module is respectively connected with the second storage module and the fourth MAC control module; inserting the second stop frame or the second pause end frame into the second ethernet message by inserting the second stop frame or the second pause end frame into the second insertion module.
9. A signal processing system, the signal processing system comprising: a first ethernet device, a second ethernet device, and a bridge according to any of claims 7-8;
the communication rate of the first Ethernet device is different from that of the second Ethernet device;
the bridge is respectively connected with the first Ethernet device and the second Ethernet device; the bridge is used for converting a first signal sent by the first Ethernet device into a second signal after information screening, and converting the second signal sent by the second Ethernet device into the first signal after information screening; a kind of electronic device with high-pressure air-conditioning system
The bridge is configured to enable the first ethernet device and the second ethernet device to perform bidirectional communication.
CN202310456803.7A 2023-04-25 2023-04-25 Signal processing method, system and bridge Active CN116488957B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202310456803.7A CN116488957B (en) 2023-04-25 2023-04-25 Signal processing method, system and bridge

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202310456803.7A CN116488957B (en) 2023-04-25 2023-04-25 Signal processing method, system and bridge

Publications (2)

Publication Number Publication Date
CN116488957A CN116488957A (en) 2023-07-25
CN116488957B true CN116488957B (en) 2023-10-20

Family

ID=87224740

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202310456803.7A Active CN116488957B (en) 2023-04-25 2023-04-25 Signal processing method, system and bridge

Country Status (1)

Country Link
CN (1) CN116488957B (en)

Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5655140A (en) * 1994-07-22 1997-08-05 Network Peripherals Apparatus for translating frames of data transferred between heterogeneous local area networks
US6031821A (en) * 1997-08-19 2000-02-29 Advanced Micro Devices, Inc. Apparatus and method for generating a pause frame in a buffered distributor based on lengths of data packets distributed according to a round robin repeater arbitration
US6754179B1 (en) * 2000-06-13 2004-06-22 Lsi Logic Corporation Real time control of pause frame transmissions for improved bandwidth utilization
WO2006133645A1 (en) * 2005-06-17 2006-12-21 Huawei Technologies Co., Ltd. A method for implementing the playback of the media gateway control protocol
CN101018179A (en) * 2007-03-07 2007-08-15 今创集团有限公司 Data bus bridge and its working method
CN101146131A (en) * 2006-09-15 2008-03-19 中兴通讯股份有限公司 1000M and 10/100/1000M interface self-adapted Ethernet bridge
CN102193887A (en) * 2010-03-11 2011-09-21 炬力集成电路设计有限公司 Multi-channel bridge and bus system
CN102375797A (en) * 2010-08-19 2012-03-14 索尼公司 Bus system and bridge circuit connecting bus system and connection apparatus
CN104967580A (en) * 2009-09-27 2015-10-07 中兴通讯股份有限公司 Method used for sending ethernet message and device used for sending ethernet message
EP3288220A1 (en) * 2016-08-25 2018-02-28 Honeywell International Inc. Ethernet to spacewire bridge
CN112073331A (en) * 2017-05-31 2020-12-11 华为技术有限公司 Flow control method, equipment and system
CN113612668A (en) * 2021-06-18 2021-11-05 天津津航计算技术研究所 Communication method for bridging three protocols
CN113660191A (en) * 2021-06-18 2021-11-16 上海航天精密机械研究所 Communication method for bridging MIL-STD-1553 and GJB1188B protocols through FC-AE-1553 protocol
CN115378955A (en) * 2021-05-21 2022-11-22 华为技术有限公司 Data processing method and related equipment
CN115694733A (en) * 2022-10-25 2023-02-03 南京金阵微电子技术有限公司 Communication method, system and bridge

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5655140A (en) * 1994-07-22 1997-08-05 Network Peripherals Apparatus for translating frames of data transferred between heterogeneous local area networks
US6031821A (en) * 1997-08-19 2000-02-29 Advanced Micro Devices, Inc. Apparatus and method for generating a pause frame in a buffered distributor based on lengths of data packets distributed according to a round robin repeater arbitration
US6754179B1 (en) * 2000-06-13 2004-06-22 Lsi Logic Corporation Real time control of pause frame transmissions for improved bandwidth utilization
WO2006133645A1 (en) * 2005-06-17 2006-12-21 Huawei Technologies Co., Ltd. A method for implementing the playback of the media gateway control protocol
CN101146131A (en) * 2006-09-15 2008-03-19 中兴通讯股份有限公司 1000M and 10/100/1000M interface self-adapted Ethernet bridge
CN101018179A (en) * 2007-03-07 2007-08-15 今创集团有限公司 Data bus bridge and its working method
CN104967580A (en) * 2009-09-27 2015-10-07 中兴通讯股份有限公司 Method used for sending ethernet message and device used for sending ethernet message
CN102193887A (en) * 2010-03-11 2011-09-21 炬力集成电路设计有限公司 Multi-channel bridge and bus system
CN102375797A (en) * 2010-08-19 2012-03-14 索尼公司 Bus system and bridge circuit connecting bus system and connection apparatus
EP3288220A1 (en) * 2016-08-25 2018-02-28 Honeywell International Inc. Ethernet to spacewire bridge
CN112073331A (en) * 2017-05-31 2020-12-11 华为技术有限公司 Flow control method, equipment and system
CN115378955A (en) * 2021-05-21 2022-11-22 华为技术有限公司 Data processing method and related equipment
CN113612668A (en) * 2021-06-18 2021-11-05 天津津航计算技术研究所 Communication method for bridging three protocols
CN113660191A (en) * 2021-06-18 2021-11-16 上海航天精密机械研究所 Communication method for bridging MIL-STD-1553 and GJB1188B protocols through FC-AE-1553 protocol
CN115694733A (en) * 2022-10-25 2023-02-03 南京金阵微电子技术有限公司 Communication method, system and bridge

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
可配置加密算法的SATA桥接器的设计与实现;谭帆等;微电子学与计算机;全文 *
数据中心桥接交换机FCoE相关特性及其测试方法简介;杨涛;;电信网技术(06);全文 *
星载SpaceWire-1553B总线桥接器设计;徐瑞瑞;赖晓敏;朱新忠;周秀娟;罗唤霖;;科学技术与工程(17);全文 *

Also Published As

Publication number Publication date
CN116488957A (en) 2023-07-25

Similar Documents

Publication Publication Date Title
EP0525985B1 (en) High speed duplex data link interface
CN101788972A (en) System and method for transmitting data
US20110182216A1 (en) Interface device, communications system, non-volatile storage device, communication mode switching method and integrated circuit
CN101322357A (en) Explicit flow control in a gigabit/10 gigabit Ethernet system
CN106155960A (en) Shake hands and the UART serial port communication method of EDMA based on GPIO
CN111683252B (en) Server and output system and method of video compression image
CN113518044B (en) EPA equipment
CN112953683B (en) Adaptive rate SRIO interface data transmission method
CN112559436B (en) Context access method and system of RDMA communication equipment
CN113452591B (en) Loop control method and device based on CAN bus continuous data frame
EP2036262A1 (en) Method for transmitting a datum from a time-dependent data storage means
CN115694733B (en) Communication method, system and bridge
CN116488957B (en) Signal processing method, system and bridge
JP2003069603A (en) Packet communication controller
JP2009124488A (en) Data relay processing apparatus and method
US6647100B1 (en) Universal Serial Bus datapump command interpreter
US20060067311A1 (en) Method of processing packet data at a high speed
CN113259395B (en) Data communication device and method in embedded environment
CN101626320A (en) Method and device for detecting loopback of channel
CN101494569A (en) Method and apparatus for processing message
JPH0458646A (en) Buffer management system
JP4716001B2 (en) Communication system between CPUs
JP2001203705A (en) Device and method for controlling flow and storage medium recording flow control program
CN112559196B (en) Transmission method for sharing communication data between processes
KR100720709B1 (en) Wireless usb system

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant