CN116457789A - 针对异构集成电路的基于模型的设计和分割 - Google Patents

针对异构集成电路的基于模型的设计和分割 Download PDF

Info

Publication number
CN116457789A
CN116457789A CN202180075124.4A CN202180075124A CN116457789A CN 116457789 A CN116457789 A CN 116457789A CN 202180075124 A CN202180075124 A CN 202180075124A CN 116457789 A CN116457789 A CN 116457789A
Authority
CN
China
Prior art keywords
program code
systems
model
nodes
hll
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202180075124.4A
Other languages
English (en)
Chinese (zh)
Inventor
A·S·苏雷什
A·贝布迪安
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xilinx Inc
Original Assignee
Xilinx Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xilinx Inc filed Critical Xilinx Inc
Publication of CN116457789A publication Critical patent/CN116457789A/zh
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/327—Logic synthesis; Behaviour synthesis, e.g. mapping logic, HDL to netlist, high-level language to RTL or netlist
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/392—Floor-planning or layout, e.g. partitioning or placement
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/394—Routing
    • G06F30/3953—Routing detailed
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2115/00—Details relating to the type of the circuit
    • G06F2115/02—System on chip [SoC] design
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2115/00—Details relating to the type of the circuit
    • G06F2115/08—Intellectual property [IP] blocks or IP cores
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2117/00—Details relating to the type or aim of the circuit design
    • G06F2117/08—HW-SW co-design, e.g. HW-SW partitioning

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Architecture (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Stored Programmes (AREA)
CN202180075124.4A 2020-11-09 2021-07-19 针对异构集成电路的基于模型的设计和分割 Pending CN116457789A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US17/092,875 2020-11-09
US17/092,875 US11270051B1 (en) 2020-11-09 2020-11-09 Model-based design and partitioning for heterogeneous integrated circuits
PCT/US2021/042138 WO2022098401A1 (en) 2020-11-09 2021-07-19 Model-based design and partitioning for heterogeneous integrated circuits

Publications (1)

Publication Number Publication Date
CN116457789A true CN116457789A (zh) 2023-07-18

Family

ID=77274826

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202180075124.4A Pending CN116457789A (zh) 2020-11-09 2021-07-19 针对异构集成电路的基于模型的设计和分割

Country Status (6)

Country Link
US (1) US11270051B1 (https=)
EP (1) EP4241195A1 (https=)
JP (1) JP7796124B2 (https=)
KR (1) KR20230097191A (https=)
CN (1) CN116457789A (https=)
WO (1) WO2022098401A1 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10802807B1 (en) * 2019-05-23 2020-10-13 Xilinx, Inc. Control and reconfiguration of data flow graphs on heterogeneous computing platform
US12339785B2 (en) 2023-12-01 2025-06-24 Hewlett Packard Enterprise Development Lp Graph cache
CN118760560B (zh) * 2024-09-09 2024-12-17 上海燧原智能科技有限公司 异构集成电路模块的api生成方法、装置、设备及介质

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5854929A (en) * 1996-03-08 1998-12-29 Interuniversitair Micro-Elektronica Centrum (Imec Vzw) Method of generating code for programmable processors, code generator and application thereof
GB9828381D0 (en) 1998-12-22 1999-02-17 Isis Innovation Hardware/software codesign system
US6964029B2 (en) 2002-10-31 2005-11-08 Src Computers, Inc. System and method for partitioning control-dataflow graph representations
US7155708B2 (en) 2002-10-31 2006-12-26 Src Computers, Inc. Debugging and performance profiling using control-dataflow graph representations with reconfigurable hardware emulation
JP4165712B2 (ja) * 2004-11-10 2008-10-15 シャープ株式会社 データフローグラフの同一サブグラフ検出装置、高位合成装置、データフローグラフの同一サブグラフ検出方法、データフローグラフの同一サブグラフ検出制御プログラムおよび可読記録媒体
JP4562679B2 (ja) 2006-03-30 2010-10-13 三洋電機株式会社 データフローグラフ生成装置
JP5605435B2 (ja) * 2010-04-09 2014-10-15 日本電気株式会社 設計空間探索を加速する方法及び装置
US20190138373A1 (en) * 2017-10-27 2019-05-09 Wave Computing, Inc. Multithreaded data flow processing within a reconfigurable fabric
US10747690B2 (en) 2018-04-03 2020-08-18 Xilinx, Inc. Device with data processing engine array
US10586003B1 (en) 2018-08-21 2020-03-10 Xilinx, Inc. Circuit design using high level synthesis and linked hardware description language libraries
US10783295B1 (en) 2019-04-30 2020-09-22 Xilinx, Inc. Netlist partitioning for designs targeting a data processing engine array
US10628622B1 (en) 2019-05-10 2020-04-21 Xilinx, Inc. Stream FIFO insertion in a compilation flow for a heterogeneous multi-core architecture
US10891414B2 (en) 2019-05-23 2021-01-12 Xilinx, Inc. Hardware-software design flow for heterogeneous and programmable devices
US11188312B2 (en) 2019-05-23 2021-11-30 Xilinx, Inc. Hardware-software design flow with high-level synthesis for heterogeneous and programmable devices
US10891132B2 (en) 2019-05-23 2021-01-12 Xilinx, Inc. Flow convergence during hardware-software design for heterogeneous and programmable devices
US10802807B1 (en) * 2019-05-23 2020-10-13 Xilinx, Inc. Control and reconfiguration of data flow graphs on heterogeneous computing platform

Also Published As

Publication number Publication date
US11270051B1 (en) 2022-03-08
EP4241195A1 (en) 2023-09-13
WO2022098401A1 (en) 2022-05-12
JP7796124B2 (ja) 2026-01-08
KR20230097191A (ko) 2023-06-30
JP2023548392A (ja) 2023-11-16

Similar Documents

Publication Publication Date Title
CN112005211B (zh) 用于在异构片上系统内创建和隔离多个域的方法和系统
CN109791518B (zh) 包含可配置逻辑平台的服务器计算机的系统和方法
Koul et al. AHA: An agile approach to the design of coarse-grained reconfigurable accelerators and compilers
US7340693B2 (en) System for designing re-programmable digital hardware platforms
US8639487B1 (en) Method for multiple processor system-on-a-chip hardware and software cogeneration
US5452239A (en) Method of removing gated clocks from the clock nets of a netlist for timing sensitive implementation of the netlist in a hardware emulation system
US8181131B2 (en) Enhanced analysis of array-based netlists via reparameterization
US10586003B1 (en) Circuit design using high level synthesis and linked hardware description language libraries
US11232247B1 (en) Adaptable dynamic region for hardware acceleration
US9652570B1 (en) Automatic implementation of a customized system-on-chip
JP7796124B2 (ja) 異種集積回路のためのモデルベース設計および区分
US10387584B1 (en) Streaming on hardware-software platforms in model based designs
US8566764B2 (en) Enhanced analysis of array-based netlists via phase abstraction
Kapre et al. Survey of domain-specific languages for FPGA computing
Khatti et al. Pasta: Programming and automation support for scalable task-parallel hls programs on modern multi-die fpgas
Biancolin et al. Accessible, FPGA resource-optimized simulation of multiclock systems in firesim
Stavinov 100 power tips for FPGA designers
US11829733B2 (en) Synthesis flow for data processing engine array applications relying on hardware library packages
US12073155B2 (en) Method and system for building hardware images from heterogeneous designs for electronic systems
JP6305644B2 (ja) アーキテクチャ生成装置およびアーキテクチャ生成プログラム
Giesen Accelerating HLS Autotuning of Large, Highly-Parameterized Reconfigurable SoC Mappings
US20250291985A1 (en) Methods, systems, and apparatus to improve simulations of gate level netlists
Suvorova et al. System level modeling of dynamic reconfigurable system-on-chip
Park Software-like Incremental Refinement on FPGA using Partial Reconfiguration
de la Fuente et al. Building a dynamically reconfigurable system through a high-level development flow

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination