CN116097233A8 - Memory chip, memory device and access method thereof - Google Patents
Memory chip, memory device and access method thereof Download PDFInfo
- Publication number
- CN116097233A8 CN116097233A8 CN202080104318.8A CN202080104318A CN116097233A8 CN 116097233 A8 CN116097233 A8 CN 116097233A8 CN 202080104318 A CN202080104318 A CN 202080104318A CN 116097233 A8 CN116097233 A8 CN 116097233A8
- Authority
- CN
- China
- Prior art keywords
- memory
- flash memory
- access
- storage
- memory medium
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Read Only Memory (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
The application provides a memory chip, a memory device and an access method thereof, which can solve the problem that the access performance of a memory is reduced when the capacity of single media particles is increased under the condition that the total capacity of the memory device is unchanged, thereby improving the access rate of the memory. The controller of the memory chip may determine an access mode for accessing the flash memory medium based on a number relationship of the memory channels and the flash memory medium. If the access mode of accessing the flash memory medium is a wide-mouth mode, if the number of storage channels is greater than that of the flash memory medium, the controller can combine part or all of the storage channels, so that the combined first channel comprises at least one associated storage channel, and the flash memory medium is accessed through the combined first channel, and the data line width of the storage channel which can be used by the corresponding flash memory medium can be increased through the combination of the storage channels, thereby improving the read-write performance of the storage chip and further improving the access efficiency of the memory.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/CN2020/132076 WO2022109975A1 (en) | 2020-11-27 | 2020-11-27 | Storage chip, and storage device and access method therefor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN116097233A CN116097233A (en) | 2023-05-09 |
| CN116097233A8 true CN116097233A8 (en) | 2023-06-16 |
Family
ID=81755104
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202080104318.8A Pending CN116097233A (en) | 2020-11-27 | 2020-11-27 | Memory chip, memory device and access method thereof |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN116097233A (en) |
| WO (1) | WO2022109975A1 (en) |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10474599B1 (en) * | 2017-01-31 | 2019-11-12 | Xilinx, Inc. | Striped direct memory access circuit |
| CN107133011B (en) * | 2017-04-25 | 2020-06-12 | 电子科技大学 | Multichannel data storage method of oscillograph |
| CN110134366B (en) * | 2019-05-21 | 2022-10-11 | 合肥工业大学 | Method and device for parallel writing in multi-channel FIFO |
| CN111045963A (en) * | 2019-12-15 | 2020-04-21 | 苏州浪潮智能科技有限公司 | Method and device for reading and writing high-bit-width bus |
| CN111158600B (en) * | 2019-12-30 | 2023-10-27 | 中国人民解放军国防科技大学 | Device and method for improving access efficiency of High Bandwidth Memory (HBM) |
-
2020
- 2020-11-27 WO PCT/CN2020/132076 patent/WO2022109975A1/en active Application Filing
- 2020-11-27 CN CN202080104318.8A patent/CN116097233A/en active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| CN116097233A (en) | 2023-05-09 |
| WO2022109975A1 (en) | 2022-06-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10223010B2 (en) | Dynamic storage device provisioning | |
| US8244966B2 (en) | Self-adaptive control method for logical strips based on multi-channel solid-state non-volatile storage device | |
| US7653781B2 (en) | Automatic RAID disk performance profiling for creating optimal RAID sets | |
| US8171207B2 (en) | Adaptive hybrid density memory storage device and control method thereof | |
| US9075709B2 (en) | Flash memory controller | |
| US9047212B2 (en) | Error estimation module and estimation method thereof for flash memory | |
| US8082386B2 (en) | Method of performing wear leveling with variable threshold | |
| US8335897B2 (en) | Data storage management in heterogeneous memory systems | |
| CN106873912B (en) | Dynamic partition storage method, device and system for TLC chip solid state disk | |
| US7917687B2 (en) | Flash memory apparatus and access method to flash memory | |
| US11847330B2 (en) | Adjustment of storage device parameters based on workload characteristics | |
| US20180018224A1 (en) | Method for managing data stored in flash memory and associated memory device and controller | |
| KR20090078999A (en) | Adaptive writing method corresponding to disturbance condition and storage device using the same | |
| RU2004138596A (en) | RECORDING MEDIA, DEVICE FOR RECORDING INFORMATION AND METHOD FOR RECORDING INFORMATION, AND COMPUTER SOFTWARE PRODUCT AND RECORDING MEDIA FOR HIM | |
| US20100262392A1 (en) | System and method for implementing data storage modes in a data storage system | |
| US10747660B2 (en) | Method and system for forming and using memory superblocks based on performance grades | |
| US20100228905A1 (en) | Memory controller, memory card, and nonvolatile memory system | |
| CN116097233A8 (en) | Memory chip, memory device and access method thereof | |
| CN112306404B (en) | Tile recording disk data layout method, system and related equipment | |
| CN102362263A (en) | SSD controller, and method for operating an SSD controller | |
| US10838766B2 (en) | Memory system and operating method thereof | |
| CN106599236A (en) | Metadata storage method and apparatus for file system | |
| CN105739923A (en) | Configurable data management method | |
| US10564896B2 (en) | Data storage device and operating method thereof | |
| EP2306462B1 (en) | Semiconductor memory device and its early-warning system and method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CI02 | Correction of invention patent application | ||
| CI02 | Correction of invention patent application |
Correction item: PCT international application to national stage day Correct: 2023.02.03 False: 2023.02.01 Number: 19-01 Page: The title page Volume: 39 Correction item: PCT international application to national stage day Correct: 2023.02.03 False: 2023.02.01 Number: 19-01 Volume: 39 |