CN115904515A - Chip starting control method, control circuit, chip set, imaging box set and device - Google Patents

Chip starting control method, control circuit, chip set, imaging box set and device Download PDF

Info

Publication number
CN115904515A
CN115904515A CN202211523781.3A CN202211523781A CN115904515A CN 115904515 A CN115904515 A CN 115904515A CN 202211523781 A CN202211523781 A CN 202211523781A CN 115904515 A CN115904515 A CN 115904515A
Authority
CN
China
Prior art keywords
printing
chip
time period
delay time
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202211523781.3A
Other languages
Chinese (zh)
Inventor
卿鹏
刘康
何雪峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jihai Microelectronics Co ltd
Original Assignee
Jihai Microelectronics Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jihai Microelectronics Co ltd filed Critical Jihai Microelectronics Co ltd
Priority to CN202211523781.3A priority Critical patent/CN115904515A/en
Publication of CN115904515A publication Critical patent/CN115904515A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Abstract

The application provides a chip start control method, a control circuit, a chip group, an imaging box group and a device, which relate to the printing technology, and the method comprises the following steps: if the preset electric signal is received, initializing the memory in the current printing chip and determining the operation mode of the current printing chip. Determining a first delay time period prestored in a memory in a current printing chip according to the running mode; and a preset time interval exists between the first delay time period in the current printing chip and the second delay time period of another printing chip in the at least two printing chips. And loading the printing logic information corresponding to the current printing chip according to the first delay time period so as to finish the printing processing of the printing equipment. The method prevents overload caused by simultaneous loading, further reduces loading failure indexes caused by overload, and solves the technical problem that the power consumption of the printing equipment is high when the printing equipment is started.

Description

Chip starting control method, control circuit, chip set, imaging box set and device
Technical Field
The present disclosure relates to printing technologies, and in particular, to a chip start control method, a control circuit, a chip set, an imaging box set, and an imaging device.
Background
At present, in operation, a printing apparatus is generally used to print a document. A plurality of consumable boxes (such as consumable boxes with four colors of black, cyan and red and yellow) need to be loaded simultaneously when the printing equipment prints files, corresponding printing chips are arranged on each consumable box, and the printing equipment is communicated with four printing chips (KCMY), authenticated and the like simultaneously during working.
In the prior art, during the communication process between the printing device and the four printing chips, after the power supply Voltage (VCC) is powered on, the four printing chips all receive the electric signal and are started basically at the same time, and the printing is completed.
However, in the prior art, since the four printing chips are started up basically at the same time, power consumption is superposed and the output voltage of the printing device is pulled down, so that loading failure of the printing chips is caused, and further printing failure is caused.
Disclosure of Invention
The application provides a chip starting control method, a control circuit, a chip set, an imaging box set and a device, which are used for solving the technical problem that power consumption of printing equipment is high when the printing equipment is started.
In a first aspect, the present application provides a chip start control method, which is applied to a print chip in a printing device, wherein the print chip is provided with a memory, and the printing device is provided with at least two print chips and at least two memories; the method comprises the following steps:
if a preset electric signal is received, initializing a memory in the current printing chip and determining the running mode of the current printing chip; wherein the operation mode characterizes an operation step of the printing chip;
determining a first delay time period prestored in a memory in the current printing chip according to the running mode; a preset time interval exists between the first delay time period in the current printing chip and a second delay time period of another printing chip in the at least two printing chips;
according to the first delay time period, loading printing logic information corresponding to the current printing chip to finish the printing processing of the printing equipment; wherein the printing logic information is used for indicating the printing rule information of the printing equipment in the printing process.
Further, the determining, according to the operation mode, a first delay time period pre-stored in a memory in the current print chip includes:
if the operation mode is determined to be a loading-first delay mode, loading and obtaining chip configuration information and a first delay time period which are prestored in a memory in the current printing chip; wherein the chip configuration information includes basic configuration information of a printing chip.
Further, the determining, according to the operation mode, a first delay time period pre-stored in a memory in the current print chip includes:
and if the operation mode is determined to be a delay-first loading-later mode, reading a first delay time period prestored in a memory in the current printing chip.
Further, after reading a first delay time period pre-stored in a memory of the current print chip if the operation mode is determined to be a delay-before-load mode, the method further includes:
loading and obtaining chip configuration information prestored in a memory in the current printing chip; wherein the chip configuration information includes basic configuration information of a printing chip.
Further, a preset time interval between the first delay time period and the second delay time period is less than or equal to a complete time length required by loading the printing logic information by a current printing chip.
Further, at least 1 memory is arranged on the printing chip;
if the number of the memories is 1, the memories are used for storing the chip configuration information and the first delay time period; and if the number of the memories is 2, the two memories are used for respectively storing the chip configuration information and the first delay time period.
In a second aspect, the present application provides a chip start-up control circuit, where the control circuit includes a logic circuit, a configuration circuit, and a memory, and the logic circuit, the configuration circuit, and the memory are all used to execute the processing steps in the print chip according to the first aspect.
In a third aspect, the present application provides a chipset, comprising: n printing chips as described in the first aspect, wherein N is a positive integer greater than 1.
In a fourth aspect, the present application provides an imaging cartridge set comprising: at least two imaging cartridges, each imaging cartridge comprising a printing chip as described in the first aspect.
In a fifth aspect, the present application provides a chip start control apparatus, which is applied to a print chip in a printing device, wherein a memory is disposed on the print chip, and the printing device has at least two print chips and at least two memories; the device comprises:
the first determining unit is used for initializing a memory in the current printing chip and determining the running mode of the current printing chip if the preset electric signal is received; wherein the operation mode characterizes an operation step of the printing chip;
the second determining unit is used for determining a first delay time period prestored in a memory in the current printing chip according to the type of the running mode; a preset time interval exists between the first delay time period in the current printing chip and a second delay time period of another printing chip in the at least two printing chips;
the loading unit is used for loading the printing logic information corresponding to the current printing chip according to the first delay time period so as to finish the printing preparation of the printing equipment; wherein the printing logic information is used for indicating the printing rule information of the printing equipment in the printing process.
Further, the second determining unit is specifically configured to:
if the operation mode is determined to be a loading-first delay mode, loading and obtaining chip configuration information and a first delay time period which are prestored in a memory in the current printing chip; wherein the chip configuration information includes basic configuration information of a print chip.
Further, the second determination unit includes:
and the reading module is used for reading a first delay time period prestored in a memory in the current printing chip if the running mode is determined to be a delay-first and load-later mode.
Further, the apparatus further comprises:
the loading module is used for loading and obtaining chip configuration information prestored in a memory in the current printing chip after reading a first delay time period prestored in the memory in the current printing chip if the operation mode is determined to be a delay-first and load-later mode; wherein the chip configuration information includes basic configuration information of a print chip.
Further, a preset time interval between the first delay time period and the second delay time period is less than or equal to a complete time length required by the current printing chip to load the printing logic information.
Further, at least 1 memory is arranged on the printing chip;
if the number of the memories is 1, the memories are used for storing the chip configuration information and the first delay time period; and if the number of the memories is 2, the two memories are used for respectively storing the chip configuration information and the first delay time period.
In a sixth aspect, the present application provides a print chip, including a memory and a processor, where the memory stores a computer program operable on the processor, and the processor implements the method of the first aspect when executing the computer program.
In a seventh aspect, the present application provides a computer-readable storage medium having stored thereon computer-executable instructions for implementing the method of the first aspect when executed by a processor.
In an eighth aspect, the present application provides a computer program product comprising a computer program which, when executed by a processor, implements the method of the first aspect.
According to the chip start control method, the control circuit, the chip set, the imaging box set and the device, if a preset electric signal is received, initialization processing is carried out on a memory in a current printing chip, and the running mode of the current printing chip is determined; wherein the operation mode characterizes an operation step of the print chip. Determining a first delay time period prestored in a memory in a current printing chip according to the running mode; and a preset time interval exists between the first delay time period in the current printing chip and the second delay time period of another printing chip in the at least two printing chips. Loading printing logic information corresponding to the current printing chip according to the first delay time period so as to finish the printing processing of the printing equipment; wherein the printing logic information is used for indicating the printing rule information of the printing device in the printing process. In the scheme, as the printing equipment is provided with at least two printing chips, the first delay time period pre-stored in the memory in the current printing chip is determined according to the operation mode of the current printing chip, and meanwhile, the second delay time period pre-stored in the memory in the other printing chip is determined by the other printing chip in the at least two printing chips according to the operation mode. And then loading the printing logic information corresponding to the current printing chip according to the first delay time period, and simultaneously loading the printing logic information corresponding to another printing chip by another printing chip in the at least two printing chips according to the second delay time period so as to finish the printing processing of the printing equipment. Due to the fact that the preset time interval exists between the first delay time period and the second delay time period, the loading starting time for loading the corresponding printing logic information by each printing chip is inconsistent, and therefore each printing chip can load the printing logic information in a staggered mode, overload caused by simultaneous loading is prevented, the index of loading failure caused by overload is reduced, and the technical problem that power consumption of printing equipment is high when the printing equipment is started is solved.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments consistent with the present disclosure and together with the description, serve to explain the principles of the disclosure.
Fig. 1 is a schematic flowchart of a chip start control method according to an embodiment of the present disclosure;
fig. 2 is a schematic flowchart of another chip start control method according to an embodiment of the present disclosure;
fig. 3 is a circuit diagram of a first chip start control circuit for determining a first delay time period according to an embodiment of the present disclosure;
fig. 4 is a schematic flowchart of another chip start control method according to an embodiment of the present application;
fig. 5 is a schematic flowchart of another chip start control method according to an embodiment of the present application;
fig. 6 is a diagram of a second chip start control circuit for determining a first delay time period according to an embodiment of the present application;
fig. 7 is a schematic flowchart of another chip start control method according to an embodiment of the present application;
fig. 8 is a schematic flowchart of another chip start control method according to an embodiment of the present disclosure;
fig. 9 is a schematic structural diagram of a chipset provided in an embodiment of the present application;
fig. 10 is a schematic power consumption diagram of a printing apparatus according to an embodiment of the present application;
fig. 11 is a schematic structural diagram of a chip start control apparatus according to an embodiment of the present application;
fig. 12 is a schematic structural diagram of another chip start control device according to an embodiment of the present application;
fig. 13 is a schematic structural diagram of a print chip according to an embodiment of the present application.
With the foregoing drawings in mind, certain embodiments of the disclosure have been shown and described in more detail below. The drawings and written description are not intended to limit the scope of the disclosed concepts in any way, but rather to illustrate the disclosed concepts to those skilled in the art by reference to specific embodiments.
Detailed Description
Reference will now be made in detail to the exemplary embodiments, examples of which are illustrated in the accompanying drawings. When the following description refers to the accompanying drawings, like numbers in different drawings represent the same or similar elements unless otherwise indicated. The implementations described in the exemplary embodiments below are not intended to represent all implementations consistent with the present disclosure.
In operation, in one example, a printing device is typically used to print a document. A plurality of consumable boxes (such as consumable boxes with four colors of black, cyan and red and yellow) need to be loaded simultaneously when the printing equipment prints files, corresponding printing chips are arranged on each consumable box, and the printing equipment is communicated with four printing chips (KCMY), authenticated and the like simultaneously during working. In the prior art, in the communication process between the printing device and the four printing chips, after a power supply Voltage (VCC) is powered on, the four printing chips all receive an electric signal and are started basically at the same time, and printing is completed. However, in the prior art, since the four printing chips are started up basically at the same time, power consumption is superposed and the output voltage of the printing device is pulled down, so that loading failure of the printing chips is caused, and further printing failure is caused.
The application provides a chip start control method, a control circuit, a chip set, an imaging box set and a device, and aims to solve the technical problems in the prior art.
The following describes the technical solution of the present application and how to solve the above technical problems in detail by specific embodiments. These several specific embodiments may be combined with each other below, and details of the same or similar concepts or processes may not be repeated in some embodiments. Embodiments of the present application will be described below with reference to the accompanying drawings.
Fig. 1 is a schematic flowchart of a chip start control method provided in an embodiment of the present application, and is applied to a print chip in a printing apparatus, where the print chip is provided with a memory, and the printing apparatus has at least two print chips and at least two memories; as shown in fig. 1, the method includes:
step 101, if a preset electric signal is received, initializing a memory in a current printing chip, and determining the operation mode of the current printing chip; wherein the operation mode characterizes an operation step of the print chip.
For example, the execution main body of this embodiment may be a print chip in the printing apparatus, each print chip is provided with a memory, the number of the memories on the print chip is at least 1, may be one, or may be multiple, the memory type may be a volatile memory, or may be a non-volatile memory, without limitation, and the printing apparatus has at least two print chips and at least two memories. Preferably, when the number of the memories on the print chip is 1, the Memory may be a MRAM Memory (magnetic Random Access Memory) for storing the chip configuration information and the first delay time period; when the number of the memories on the printing chip is 2, the memory chip configuration information and the first delay time period may be stored separately, and the types of the two memories may be the same or different, and preferably, the two memories may be an MRAM memory and a fuse memory.
The MRAM memory is used for storing chip configuration information, and the fuse memory is used for storing a first delay time period.
It should be noted that the MRAM memory is a nonvolatile memory, has a high-speed read/write capability, can repeatedly write a plurality of times, can rewrite a specific value of a first delay time period when the first delay time period is stored in the MRAM, and can dynamically adjust the start delay time period of each print chip in an application of starting a group of print chips (i.e., a group of ink cartridges), control the start interval of each print chip, and determine an optimal start configuration.
The fuse in the fuse memory is generally very thin metal or polysilicon, and the fuse will be blown when a large current flows through the fuse, and the fuse can be programmed only once through whether the fuse is programmed or not, so the fuse memory is a one-time programmable memory, and after the optimal starting configuration time is determined in the test stage, the optimal first delay time can be stored in the single fuse memory, that is, before the ink cartridge is used, the fuse is blown in advance, the delay data written in each ink cartridge, that is, the delay time period, so as to realize the time-sharing starting of a group of printing chips (that is, a group of ink cartridges). Storing the delay data in a separate fuse memory may prevent the print chip or the ink cartridge from being repeatedly used multiple times, which may degrade the print quality, relative to storing the first delay time period in the MRAM memory.
In this step, if the print chip receives a preset electrical signal, the memory in the current print chip is initialized, so that the memory enters an accessible state, and the operating mode of the current print chip is determined. The operation mode represents the operation steps of the printing chip, the operation steps comprise determining the execution sequence of the first delay time period and the like, and the preset electric signal is an electric signal when the power supply voltage 0V rises to the chip reset working voltage in the communication process of the printing device.
Step 102, determining a first delay time period prestored in a memory in a current printing chip according to an operation mode; and a preset time interval exists between the first delay time period in the current printing chip and the second delay time period of another printing chip in the at least two printing chips.
Illustratively, different delay data is stored in advance in the memory of each printing chip, and the delay data may be a delay time period used for delaying the loading start time of the printing chip for loading the printing logic information. A first delay time period is stored in a memory in the current printing chip in advance, a second delay time period is stored in a memory in another printing chip in at least two printing chips in advance, and a preset time interval exists between the first delay time period and the second delay time period. The preset time interval is less than or equal to the complete time length required by the current printing chip for loading the printing logic information, and the preset time interval is equal to the complete time length required by the current printing chip for loading the printing logic information, namely the loading start time of the next printing chip is equal to the loading end time of the previous printing chip, namely the delay time periods of all the printing chips cannot be crossed; the preset time interval is smaller than the complete time length required by the current printing chip for loading the printing logic information, namely the loading start time of the next printing chip is earlier than the loading end time of the previous printing chip, namely the delay time periods of all the printing chips can be crossed.
In the step, the printing chip determines a first delay time period prestored in a memory in the current printing chip according to the operation step indicated by the operation mode, and meanwhile, because the printing device comprises at least two printing chips, another printing chip in the at least two printing chips also determines a second delay time period prestored in the memory in another printing chip according to the operation step indicated by the operation mode. Specifically, the first delay time period is determined as follows.
In a first implementation of determining the first delay time period, there are 1 MRAM memory on the print chip, and the MRAM memory is used to store chip configuration information and the first delay time period. If the operation mode is determined to be the loading-first delay mode, the chip configuration information prestored in the MRAM memory in the current printing chip is loaded and obtained firstly, and then the first delay time period is read, so that the first delay time period prestored in the memory in the current printing chip can be determined.
Or, in a second implementation manner of determining the first delay time period, 1 MRAM memory and 1 fuse memory are present on the print chip, where the MRAM memory is used to store chip configuration information, and the fuse memory is used to store the first delay time period. If the operation mode is determined to be the mode of delaying time first and then loading, a first delay time period prestored in a fuse memory in the current printing chip is read first. Then, chip configuration information prestored in an MRAM memory in the current printing chip is loaded and obtained. The chip configuration information includes basic configuration information of the print chip, for example, the chip configuration information includes a clock (OSC), a voltage (LDO), an operation mode, and the like.
For example, the first delay condition is that the delay time periods for starting loading of any two print chips do not intersect. For example, the time for loading printing logic information (loading for short) by one print chip is 50 milliseconds (ms), the first delay time period T1 pre-stored in the memory of the print chip 1 is 0ms, the second delay time period T2 pre-stored in the memory of the print chip 2 is 50ms, the third delay time period T3 pre-stored in the memory of the print chip 3 is 100 ms, and the fourth delay time period T4 pre-stored in the memory of the print chip 4 is 150 ms, that is, only one print chip is loaded at any time, the overall power consumption for starting a group of chips is the lowest, or the total time of the delay starting time periods of a group of chips can be shortened, and the second delay condition is that the delay time periods for starting loading of at least two print chips can be crossed on the premise that the power consumption is not overloaded. The time for loading the printing logic information by one printing chip is 50 milliseconds (ms), the first delay time period T1 of the printing chip 1 is set to be 0ms (ms), the second delay time period T2 of the printing chip 2 is set to be 20ms (ms), the third delay time period T3 of the printing chip 3 is set to be 40ms (ms), the fourth delay time period T4 of the printing chip 4 is set to be 60ms (ms), that is, between 0ms and 50ms, the printing chip 1, the printing chip 2 and the printing chip 3 all have coincident loading time.
103, loading printing logic information corresponding to the current printing chip according to the first delay time period to finish the printing processing of the printing equipment; wherein the printing logic information is used for indicating the printing rule information of the printing device in the printing process.
Illustratively, the printing logic information is printing rule information of the printing apparatus during printing, which is stored in advance. And the printing chips load the printing logic information corresponding to the current printing chip according to the first delay time period, and meanwhile, the other printing chip in the at least two printing chips loads the printing logic information corresponding to the other printing chip according to the second delay time period. Because the preset time interval exists between the first delay time period and the second delay time period, the loading starting time for loading the corresponding printing logic information by each printing chip is inconsistent, and then each printing chip can load the printing logic information in a staggered mode so as to finish the printing processing of the printing equipment and prevent overload caused by simultaneous loading.
For example, under the first delay condition, the four printing chips respectively load the printing logic information occupying more power consumption after respective delay time periods, and it is assumed that the printing logic information of the printing chips can be completely loaded within 50ms, that is, after the first printing chip 1 finishes loading the printing logic information, the second printing chip 2 starts to be loaded, and so on until the fourth printing chip 4 is loaded, so that the lowest startup power consumption can be ensured. Or, in the second delay condition, on the premise that power supply startup power consumption is satisfied, it is not necessary to start up loading of a subsequent print chip after a previous print chip is completely loaded, there may be temporal crossing in startup between two adjacent print chips, 20ms after print chip 1 is started up and loaded, print chip 2 is started up and loaded, 40ms after print chip 3 is started up and loaded, 50ms after print chip 1 is started up and loaded, 60ms after print chip 4 is started up and loaded, so that three print chips can be allowed to be started up simultaneously in one loading period (50 ms). Other delay time periods can also be set, for example, when the delay time period is 30ms, after the print chip 1 is started and loaded for 30ms, the print chip 2 is started and loaded, after 50ms, the print chip 1 is started and loaded, after 60ms, the print chip 3 is started and loaded, and after 90ms, the print chip 4 is started and loaded, so that 2 print chips can be started simultaneously in one loading cycle (50 ms), and the starting time of one group of chips can be reduced.
It should be noted that, the printing apparatus is exemplified by a printer, each ink cartridge in the printer is correspondingly provided with a printing chip, the printing chip records consumption information of ink or ink allowance information, if the ink in the ink cartridge is completely consumed, the ink cartridge needs to be manually replaced and the ink amount information stored in the printing chip needs to be reset, in addition, the printing chip also stores printing logic information, the printing logic information is usually set by an Original Equipment Manufacturer (OEM), and therefore, the printing logic information may also be called OEM logic. The printing logic information comprises key information, serial numbers, colors, encryption algorithm information, verification information, algorithms for communicating with the printer, information passwords, production dates and other information.
The key information provided by the embodiment of the application comprises two types, one type is the key information which is provided by an original equipment manufacturer and used for authenticating consumable materials (ink boxes) and printing equipment, and the other type is the encryption key information (chip key) of the printing chip provided by a compatible equipment manufacturer, so that the circuit in the printing chip can be prevented from being cracked by other third parties except the compatible equipment manufacturer, wherein the chip key can be arranged in the same memory together with other printing logic information, and can also be arranged in a separate memory.
Fig. 2 is a flowchart of another chip start control method provided in an embodiment of the present application, and as shown in fig. 2, in a first implementation manner of determining a first delay time period, an MRAM memory is initialized, chip configuration information pre-stored in a memory in a current print chip is loaded and obtained, where the chip configuration information includes a clock (OSC), a voltage (LDO), an operation mode, and the like, the first delay time period is read, print logic information corresponding to the current print chip is delay-loaded according to the first delay time period, and finally, initialization of the current print chip (corresponding to a first color cartridge) is completed.
Correspondingly, fig. 3 is a circuit diagram of a first chip start control for determining a first delay time period according to an embodiment of the present disclosure, as shown in fig. 3, a print chip N includes a configuration circuit, a logic circuit, and an MRAM memory, where the configuration circuit includes a power supply, a clock/timing circuit, and a reset circuit, the MRAM memory includes delay data (i.e., an nth delay time period corresponding to the print chip N) and print logic information, the clock/timing circuit is configured to load the print logic information in response to the delay time period, the reset circuit is configured to determine whether a preset electrical signal is received, and if the preset electrical signal is received, data in the MRAM memory is loaded through the logic circuit. Fig. 4 corresponding to fig. 3 is a schematic flowchart of another chip start control method provided in the embodiment of the present application.
Alternatively, fig. 5 is a flowchart illustrating a further chip start-up control method provided in an embodiment of the present application, and as shown in fig. 5, in a second implementation manner of determining the first delay time period, the MRAM memory and the fuse memory are initialized first, and the first delay time period (i.e., fuse delay) pre-stored in the fuse memory in the current print chip is read. And then, according to the first delay time period, delaying and loading to obtain the chip configuration information in the current printing chip, and loading the printing logic information corresponding to the current printing chip. Finally, the current print chip (corresponding to the first color cartridge) is initialized. Correspondingly, fig. 6 is a second chip start control circuit diagram for determining the first delay time period according to the embodiment of the present application, as shown in fig. 6, the print chip N includes a configuration circuit, a logic circuit, a fuse memory and an MRAM memory, the configuration circuit includes a power supply, a clock/timing circuit and a reset circuit, the MRAM memory includes print logic information (print data), the fuse memory includes delay data (i.e., an nth delay time period corresponding to the print chip N), the clock/timing circuit is configured to load the print logic information in response to the delay time period, the reset circuit is configured to determine whether a preset electrical signal is received, and if the preset electrical signal is received, the delay data in the fuse memory is loaded through the logic circuit, and the print logic information in the MRAM memory is loaded in a time-sharing manner. Fig. 7 corresponding to fig. 6 is a schematic flowchart of another chip start-up control method according to an embodiment of the present application.
In the embodiment of the application, if a preset electric signal is received, initializing a memory in the current printing chip, and determining the running mode of the current printing chip; wherein the operation mode characterizes an operation step of the print chip. Determining a first delay time period prestored in a memory in a current printing chip according to the running mode; and a preset time interval exists between the first delay time period in the current printing chip and the second delay time period of another printing chip in the at least two printing chips. Loading printing logic information corresponding to the current printing chip according to the first delay time period so as to finish the printing processing of the printing equipment; wherein the printing logic information is used for indicating the printing rule information of the printing device in the printing process. In the scheme, the printing equipment is provided with at least two printing chips, the first delay time period pre-stored in the memory in the current printing chip is determined according to the operation mode of the current printing chip, and meanwhile, the second delay time period pre-stored in the memory in the other printing chip is determined by the other printing chip in the at least two printing chips according to the operation mode. And then loading the printing logic information corresponding to the current printing chip according to the first delay time period, and simultaneously loading the printing logic information corresponding to another printing chip by another printing chip in the at least two printing chips according to the second delay time period so as to finish the printing processing of the printing equipment. Due to the fact that the preset time interval exists between the first delay time period and the second delay time period, the loading starting time for loading the corresponding printing logic information by each printing chip is inconsistent, and therefore each printing chip can load the printing logic information in a staggered mode, overload caused by simultaneous loading is prevented, the index of loading failure caused by overload is reduced, and the technical problem that power consumption of printing equipment is high when the printing equipment is started is solved.
In one embodiment, the present application provides another chip start control method, which is applied to a print chip in a printing device, wherein the print chip is provided with a memory, and the printing device is provided with at least two print chips and at least two memories; the method comprises the following steps:
step 201, if a preset electric signal is received, initializing a memory in the current printing chip, and determining the operation mode of the current printing chip; wherein the operation mode characterizes an operation step of the print chip.
In one example, at least 1 memory is provided on the print chip;
if the number of the memories is 1, the memories are used for storing chip configuration information and a first delay time period; if the number of the memories is 2, the two memories are used for respectively storing the chip configuration information and the first delay time period.
For example, this step may refer to step 101 in fig. 1, and is not described again.
Step 202, determining a first delay time period prestored in a memory in the current printing chip according to the running mode; and a preset time interval exists between the first delay time period in the current printing chip and the second delay time period of another printing chip in the at least two printing chips.
Step 202 includes two implementations:
first implementation of step 202: if the operation mode is determined to be a loading-first delay mode, loading and obtaining chip configuration information and a first delay time period which are prestored in a memory in the current printing chip; wherein the chip configuration information includes basic configuration information of the print chip.
Second implementation of step 202: and if the operation mode is determined to be the delay-first loading mode, reading a first delay time period prestored in a memory in the current printing chip. Loading and obtaining chip configuration information prestored in a memory in the current printing chip; wherein the chip configuration information includes basic configuration information of the print chip.
In one example, the preset time interval between the first delay time period and the second delay time period is less than or equal to a complete time length required by the current printing chip to load the printing logic information.
For example, this step can be referred to as step 102 in fig. 1, and is not described again.
Step 203, loading printing logic information corresponding to the current printing chip according to the first delay time period so as to complete the printing processing of the printing equipment; wherein the printing logic information is used for indicating the printing rule information of the printing device in the printing process.
For example, this step may refer to step 103 in fig. 1, which is not described again.
In the embodiment of the application, if a preset electric signal is received, initializing a memory in the current printing chip, and determining the operation mode of the current printing chip; wherein the operation mode characterizes an operation step of the print chip. Determining a first delay time period prestored in a memory in a current printing chip according to the running mode; and a preset time interval exists between the first delay time period in the current printing chip and the second delay time period of another printing chip in the at least two printing chips. Loading printing logic information corresponding to the current printing chip according to the first delay time period so as to finish the printing processing of the printing equipment; wherein the printing logic information is used for indicating the printing rule information of the printing device in the printing process. Due to the fact that the preset time interval exists between the first delay time period and the second delay time period, the loading starting time for loading the corresponding printing logic information by each printing chip is inconsistent, and therefore each printing chip can load the printing logic information in a staggered mode, overload caused by simultaneous loading is prevented, the index of loading failure caused by overload is reduced, and the technical problem that power consumption of printing equipment is high when the printing equipment is started is solved.
Exemplarily, fig. 8 is a schematic flow chart of another chip start control method provided in the embodiment of the present application, as shown in fig. 8, if a power signal and a reset signal (i.e., a preset electrical signal) are received, a logic circuit in a print chip starts to load a corresponding delay time period, which is described by taking as an example that the delay time period is separately stored in a fuse memory, fuse data of the fuse memory is the delay time period, fuse data corresponding to each print chip are different, the delay time period of each print chip is determined according to the difference of the fuse data, and further the delay time period is responded, and print logic information corresponding to each print chip starts to be loaded at different time points.
On the basis of the above embodiments, the present application provides a chip start control circuit, where the control circuit includes a logic circuit, a configuration circuit, and a memory, where the logic circuit, the configuration circuit, and the memory are all used to execute the processing steps in the print chip as indicated in the above embodiments, and the processing steps refer to the steps indicated in the above embodiments.
The configuration circuit comprises a power supply, a clock, a timer, a reset circuit and the like and is used for providing basic configuration information for the printing chip, the memory is used for storing delay time periods, printing logic information and other intermediate data needing to be stored, and the logic circuit is used for reading and writing memory data and controlling the operation of each sub-circuit in the configuration circuit.
Fig. 9 is a schematic structural diagram of a chipset provided in an embodiment of the present application, and as shown in fig. 9, the chipset includes: n printing chips as described in the above embodiments, where N is a positive integer greater than 1.
Illustratively, the printing device has at least two printing chips therein, and the chip set includes N printing chips as described in the above embodiments, where N is a positive integer greater than 1. Taking the example that the printing apparatus includes four ink cartridges, each ink cartridge corresponds to one printing chip, the four printing chips are respectively installed on the four ink cartridges, and the colors of the printing consumables loaded on each ink cartridge are different, and are respectively embodied on the four printing chips, for example, the printing chip 1 represents black (b), the printing chip 2 represents cyan (c), the printing chip 3 represents magenta (m), and the printing chip 4 represents yellow (y).
When the four print chips load the print logic information at the same time, the generated power consumption is as shown in fig. 10, exemplarily, fig. 10 is a schematic power consumption diagram of the printing apparatus provided in the embodiment of the present application, and as shown in fig. 10, the print chip 1 corresponds to the first delay time period T1, the print chip 2 corresponds to the first delay time period T2, the print chip 3 corresponds to the first delay time period T3, and the print chip 4 corresponds to the first delay time period T4. Because the printing logic information data loaded by the printing chips are more, the loading speed is higher, the loading process is dynamic, the load is larger, the loading power consumption can be increased rapidly, the delay time period of each printing chip in the application is different, therefore, the voltage wave crest used when each printing chip loads the printing logic information is just staggered, the index of loading failure caused by that the output voltage of the printing equipment is reduced by power consumption superposition when four printing chips load the printing logic information simultaneously is reduced, compared with the prior art that the printing logic information is loaded simultaneously, the power consumption of each printing chip is not superposed at the same moment but is loaded in a wrong peak within a time range, therefore, the total power consumption generated at the same moment can be reduced, and the possibility of simultaneous start failure is greatly reduced.
On the basis of the above embodiments, an embodiment of the present application provides an image forming cartridge set including: at least two imaging cartridges, each imaging cartridge including a printing chip as in the above-described embodiments.
On the basis of the above embodiments, embodiments of the present application provide a printing apparatus including: n printing chips as described in the above embodiments, where N is a positive integer greater than 1.
Illustratively, the printer includes N printing chips as described in the above embodiments, where N is a positive integer greater than 1.
Fig. 11 is a schematic structural diagram of a chip start control apparatus according to an embodiment of the present application, where the chip start control apparatus is applied to a print chip in a printing device, where the print chip is provided with a memory, and the printing device has at least two print chips and at least two memories; as shown in fig. 11, the apparatus includes:
a first determining unit 31, configured to, if a preset electrical signal is received, perform initialization processing on a memory in a current print chip, and determine an operating mode of the current print chip; wherein the operation mode characterizes an operation step of the print chip.
A second determining unit 32, configured to determine, according to the type of the operation mode, a first delay time period pre-stored in a memory in the current print chip; and a preset time interval exists between the first delay time period in the current printing chip and the second delay time period of another printing chip in the at least two printing chips.
The loading unit 33 is configured to load, according to the first delay time period, the printing logic information corresponding to the current printing chip to complete the printing preparation of the printing apparatus; wherein the printing logic information is used for indicating the printing rule information of the printing device in the printing process.
The apparatus of this embodiment may execute the technical solution in the method, and the specific implementation process and the technical principle are the same, which are not described herein again.
Fig. 12 is a schematic structural diagram of another chip start control device provided in an embodiment of the present application, and based on the embodiment shown in fig. 11, as shown in fig. 12, the second determining unit 32 is specifically configured to:
if the operation mode is determined to be a loading-first delay mode, loading and obtaining chip configuration information and a first delay time period which are prestored in a memory in the current printing chip; wherein the chip configuration information includes basic configuration information of the print chip.
In one example, the second determining unit 32 includes:
the reading module 321 is configured to read a first delay time period pre-stored in a memory of a current print chip if it is determined that the operation mode is a delay-first and load-later mode.
In one example, the apparatus further comprises:
a loading module 322, configured to load and obtain chip configuration information pre-stored in a memory of the current print chip after reading a first delay time period pre-stored in the memory of the current print chip if it is determined that the operation mode is a delay-first and then-loading mode; wherein the chip configuration information includes basic configuration information of the print chip.
In one example, the preset time interval between the first delay time period and the second delay time period is less than or equal to a full time length required for loading the printing logic information by the current printing chip.
In one example, at least 1 memory is provided on the print chip;
if the number of the memories is 1, the memories are used for storing chip configuration information and a first delay time period; if the number of the memories is 2, the two memories are used for respectively storing the chip configuration information and the first delay time period.
The apparatus of this embodiment may execute the technical solution in the method, and the specific implementation process and the technical principle are the same, which are not described herein again.
Fig. 13 is a schematic structural diagram of a print chip according to an embodiment of the present application, and as shown in fig. 13, the print chip includes: memory 51, processor 52.
The memory 51 has stored therein a computer program that is executable on the processor 52.
The processor 52 is configured to perform the methods provided in the embodiments described above.
The print chip also includes a receiver 53 and a transmitter 54. The receiver 53 is used for receiving commands and data transmitted from an external device, and the transmitter 54 is used for transmitting commands and data to an external device.
Embodiments of the present application further provide a non-transitory computer-readable storage medium, where instructions in the storage medium, when executed by a processor of an electronic device, enable the electronic device to perform the method provided by the foregoing embodiments.
An embodiment of the present application further provides a computer program product, where the computer program product includes: a computer program, stored in a readable storage medium, from which at least one processor of the electronic device can read the computer program, the at least one processor executing the computer program causing the electronic device to perform the solution provided by any of the embodiments described above.
Other embodiments of the disclosure will be apparent to those skilled in the art from consideration of the specification and practice of the disclosure disclosed herein. This application is intended to cover any variations, uses, or adaptations of the disclosure following, in general, the principles of the disclosure and including such departures from the present disclosure as come within known or customary practice within the art to which the disclosure pertains. It is intended that the specification and examples be considered as exemplary only, with a true scope and spirit of the disclosure being indicated by the following claims.
It will be understood that the present disclosure is not limited to the precise arrangements described above and shown in the drawings and that various modifications and changes may be made without departing from the scope thereof. The scope of the present disclosure is limited only by the appended claims.

Claims (11)

1. A chip start control method is characterized in that the chip start control method is applied to a printing chip in printing equipment, a memory is arranged on the printing chip, and the printing equipment is provided with at least two printing chips and at least two memories; the method comprises the following steps:
if a preset electric signal is received, initializing a memory in the current printing chip and determining the operation mode of the current printing chip; wherein the operation mode characterizes an operation step of the printing chip;
determining a first delay time period prestored in a memory in the current printing chip according to the running mode; a preset time interval exists between the first delay time period in the current printing chip and a second delay time period of another printing chip in the at least two printing chips;
according to the first delay time period, loading printing logic information corresponding to the current printing chip to finish the printing processing of the printing equipment; wherein the printing logic information is used for indicating the printing rule information of the printing equipment in the printing process.
2. The method according to claim 1, wherein the determining a first delay time period pre-stored in a memory in a current print chip according to the operation mode comprises:
if the operation mode is determined to be a loading-first delay mode, loading and obtaining chip configuration information and a first delay time period which are prestored in a memory in the current printing chip; wherein the chip configuration information includes basic configuration information of a print chip.
3. The method according to claim 1, wherein the determining a first delay time period pre-stored in a memory in a current print chip according to the operation mode comprises:
and if the operation mode is determined to be a delay-first loading-later mode, reading a first delay time period prestored in a memory in the current printing chip.
4. The method according to claim 3, further comprising, after reading a first delay time period pre-stored in a memory of a current print chip if the operation mode is determined to be the load-after-delay mode:
loading and obtaining chip configuration information prestored in a memory in the current printing chip; wherein the chip configuration information includes basic configuration information of a print chip.
5. The method of claim 1, wherein the preset time interval between the first delay time period and the second delay time period is less than or equal to a full duration required for loading the print logic information by a current print chip.
6. The method according to any one of claims 1 to 5, wherein at least 1 memory is provided on the print chip;
if the number of the memories is 1, the memories are used for storing the chip configuration information and the first delay time period; and if the number of the memories is 2, the two memories are used for respectively storing the chip configuration information and the first delay time period.
7. A chip start-up control circuit, characterized in that the control circuit comprises logic circuitry, configuration circuitry and memory, all for performing the processing steps in a print chip according to any of claims 1-6.
8. A chipset, comprising: the printing chip of any of N claims 1 to 6, wherein N is a positive integer greater than 1.
9. An imaging cartridge set, comprising: at least two imaging cartridges, each imaging cartridge comprising a print chip according to any of claims 1-6.
10. The chip starting control device is applied to a printing chip in printing equipment, a memory is arranged on the printing chip, and the printing equipment is provided with at least two printing chips and at least two memories; the device comprises:
the first determining unit is used for initializing a memory in the current printing chip and determining the operating mode of the current printing chip if a preset electric signal is received; wherein the operation mode characterizes an operation step of the printing chip;
the second determining unit is used for determining a first delay time period prestored in a memory in the current printing chip according to the type of the running mode; a preset time interval exists between the first delay time period in the current printing chip and a second delay time period of another printing chip in the at least two printing chips;
the loading unit is used for loading the printing logic information corresponding to the current printing chip according to the first delay time period so as to finish the printing preparation of the printing equipment; wherein the printing logic information is used for indicating the printing rule information of the printing equipment in the printing process.
11. Printing chip, comprising a memory, a processor, a computer program being stored in the memory and being executable on the processor, the processor implementing the method according to any of the claims 1 to 6 when executing the computer program.
CN202211523781.3A 2022-11-28 2022-11-28 Chip starting control method, control circuit, chip set, imaging box set and device Pending CN115904515A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202211523781.3A CN115904515A (en) 2022-11-28 2022-11-28 Chip starting control method, control circuit, chip set, imaging box set and device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202211523781.3A CN115904515A (en) 2022-11-28 2022-11-28 Chip starting control method, control circuit, chip set, imaging box set and device

Publications (1)

Publication Number Publication Date
CN115904515A true CN115904515A (en) 2023-04-04

Family

ID=86489197

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202211523781.3A Pending CN115904515A (en) 2022-11-28 2022-11-28 Chip starting control method, control circuit, chip set, imaging box set and device

Country Status (1)

Country Link
CN (1) CN115904515A (en)

Similar Documents

Publication Publication Date Title
US9086679B2 (en) Image forming apparatus including consumable unit and method of controlling power supply thereof
US9483003B2 (en) Systems and methods for universal imaging components
EP3202577B1 (en) Imaging cartridge chip, imaging cartridge, and method of changing serial number for imaging cartridge chip
EP1717041B1 (en) Access to printing material container
CA2974804C (en) Printing material cartridge
CN203557847U (en) Memory group, consumables chip, consumables chip group and imaging box
EA011203B1 (en) Systems and methods for universal imaging components
CN207669999U (en) A kind of regeneration chip component of printing consumables
US20200070531A1 (en) Printing material cartridge
US20150212957A1 (en) Supply Assembly Of Imaging Device, Chip Thereon, And Method For Updating Slave Address
JP4066980B2 (en) Printing recording material container
CN110928157B (en) Consumable chip, consumable box, method for acquiring consumable information of consumable chip and medium
US6342795B1 (en) Control circuit having clock control unit
CN115904515A (en) Chip starting control method, control circuit, chip set, imaging box set and device
CN111421961A (en) Method and consumable box capable of realizing rapid power-on and rapid storage of consumable chip
CN111391511B (en) Consumable chip and consumable
US11137821B2 (en) Information processing device, image forming apparatus, and method for controlling power saving
US20200381995A1 (en) Voltage supply device and operation method thereof
JP3302146B2 (en) Printer device and head drive circuit thereof
US20220324232A1 (en) Maintenance scheduling
JP2014186431A (en) Storage device, liquid housing body, communication system and storage device inspection method
JP2022084163A (en) Electronic apparatus and control program thereof
CN116494651A (en) Consumable chip, verification method thereof, consumable container and inkjet printing equipment
EP1529645B1 (en) Apparatus and method for determining status of inkjet print head identification circuit
WO2020149855A1 (en) Print cartridge circuits

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination