CN115812194A - 一种浮点数计算电路以及浮点数计算方法 - Google Patents

一种浮点数计算电路以及浮点数计算方法 Download PDF

Info

Publication number
CN115812194A
CN115812194A CN202080102852.5A CN202080102852A CN115812194A CN 115812194 A CN115812194 A CN 115812194A CN 202080102852 A CN202080102852 A CN 202080102852A CN 115812194 A CN115812194 A CN 115812194A
Authority
CN
China
Prior art keywords
mantissa
point number
floating point
split
order
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202080102852.5A
Other languages
English (en)
Inventor
蒋东龙
董镇江
谢环
李震桁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN115812194A publication Critical patent/CN115812194A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G06F7/485—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
    • G06F5/012—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising in floating-point computations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G06F7/487—Multiplying; Dividing
    • G06F7/4876—Multiplying

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Nonlinear Science (AREA)
  • Complex Calculations (AREA)

Abstract

一种浮点数计算电路(100)以及浮点数计算方法，浮点数计算电路(100)包括的拆分电路(102)拆分第一浮点数的尾数部分与第二浮点数的尾数部分。指数处理电路(104)得到拆分后的各尾数部分的第二移位数。计算电路(105)根据拆分后的各尾数部分以及拆分后的各尾数部分的第二移位数计算第一浮点数与所述第二浮点数的尾数部分的乘积。该浮点数计算电路(100)可以把位数较大的浮点数拆分为位数较小的浮点数，从而采用较小位数的乘法器来计算该位数较大的浮点数，该浮点数计算电路(100)时序开销短，硬件设计代价低，合理的利用了乘法器的计算性能。

Description

PCT国内申请，说明书已公开。

Claims (11)

  1. PCT国内申请，权利要求书已公开。
CN202080102852.5A 2020-10-31 2020-10-31 一种浮点数计算电路以及浮点数计算方法 Pending CN115812194A (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2020/125676 WO2022088157A1 (zh) 2020-10-31 2020-10-31 一种浮点数计算电路以及浮点数计算方法

Publications (1)

Publication Number Publication Date
CN115812194A true CN115812194A (zh) 2023-03-17

Family

ID=81381701

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202080102852.5A Pending CN115812194A (zh) 2020-10-31 2020-10-31 一种浮点数计算电路以及浮点数计算方法

Country Status (4)

Country Link
US (1) US20230266941A1 (zh)
EP (1) EP4220379A4 (zh)
CN (1) CN115812194A (zh)
WO (1) WO2022088157A1 (zh)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030236651A1 (en) * 2002-06-20 2003-12-25 Shuji Miyasaka Floating point number storage method and floating point arithmetic device
CN104991757A (zh) * 2015-06-26 2015-10-21 浪潮(北京)电子信息产业有限公司 一种浮点处理方法及浮点处理器
US20160148439A1 (en) * 2014-11-21 2016-05-26 International Business Machines Corporation Automated service management
CN107168678A (zh) * 2017-05-09 2017-09-15 清华大学 一种改进的浮点乘加器及浮点乘加计算方法
CN109901814A (zh) * 2019-02-14 2019-06-18 上海交通大学 自定义浮点数及其计算方法和硬件结构

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8037119B1 (en) * 2006-02-21 2011-10-11 Nvidia Corporation Multipurpose functional unit with single-precision and double-precision operations
JP6410637B2 (ja) * 2015-02-25 2018-10-24 ルネサスエレクトロニクス株式会社 浮動小数点加算器、半導体装置及び浮動小数点加算器の制御方法
CN107305485B (zh) * 2016-04-25 2021-06-08 中科寒武纪科技股份有限公司 一种用于执行多个浮点数相加的装置及方法
US11010131B2 (en) * 2017-09-14 2021-05-18 Intel Corporation Floating-point adder circuitry with subnormal support
US10691413B2 (en) * 2018-05-04 2020-06-23 Microsoft Technology Licensing, Llc Block floating point computations using reduced bit-width vectors
CN110221808B (zh) * 2019-06-03 2020-10-09 深圳芯英科技有限公司 向量乘加运算的预处理方法、乘加器及计算机可读介质
US11169776B2 (en) * 2019-06-28 2021-11-09 Intel Corporation Decomposed floating point multiplication

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030236651A1 (en) * 2002-06-20 2003-12-25 Shuji Miyasaka Floating point number storage method and floating point arithmetic device
US20160148439A1 (en) * 2014-11-21 2016-05-26 International Business Machines Corporation Automated service management
CN104991757A (zh) * 2015-06-26 2015-10-21 浪潮(北京)电子信息产业有限公司 一种浮点处理方法及浮点处理器
CN107168678A (zh) * 2017-05-09 2017-09-15 清华大学 一种改进的浮点乘加器及浮点乘加计算方法
CN109901814A (zh) * 2019-02-14 2019-06-18 上海交通大学 自定义浮点数及其计算方法和硬件结构

Also Published As

Publication number Publication date
EP4220379A1 (en) 2023-08-02
WO2022088157A1 (zh) 2022-05-05
US20230266941A1 (en) 2023-08-24
EP4220379A4 (en) 2023-11-01

Similar Documents

Publication Publication Date Title
US5880981A (en) Method and apparatus for reducing the power consumption in a programmable digital signal processor
US10877733B2 (en) Segment divider, segment division operation method, and electronic device
CN111915001A (zh) 卷积计算引擎、人工智能芯片以及数据处理方法
JPS6132437Y2 (zh)
CN113741858B (zh) 存内乘加计算方法、装置、芯片和计算设备
EP4318275A1 (en) Matrix multiplier and method for controlling matrix multiplier
CN110515584A (zh) 浮点计算方法及系统
CN114092336A (zh) 基于双线性插值算法的图像缩放方法、装置、设备及介质
US4366549A (en) Multiplier with index transforms modulo a prime or modulo a fermat prime and the fermat prime less one
CN112651497A (zh) 一种基于硬件芯片的激活函数处理方法、装置及集成电路
KR20210012882A (ko) 컨볼루션 뉴럴 네트워크의 성능 향상을 위한 방법 및 시스템
CN109740740A (zh) 卷积计算的定点加速方法及装置
US5274580A (en) Method for calculating the inverse of a number, and computer for performing the method
CN113126954B (zh) 浮点数乘法计算的方法、装置和算术逻辑单元
CN115812194A (zh) 一种浮点数计算电路以及浮点数计算方法
CN116719499A (zh) 一种应用于5g最小二乘定位的自适应伪逆计算方法
WO2023028884A1 (zh) 一种浮点数计算电路以及浮点数计算方法
Muscedere et al. On efficient techniques for difficult operations in one and two-digit DBNS index calculus
CN113890508A (zh) 一种批处理fir算法的硬件实现方法和硬件系统
EP1078313B1 (en) Method and apparatus for determining the approximate value of a logarithmic function
US5684730A (en) Booth multiplier for trigonometric functions
CN111610955B (zh) 一种数据饱和加打包处理部件、芯片及设备
CN116720554B (zh) 一种基于fpga技术的多段线性拟合的神经元电路实现方法
Kühnel et al. A closer look at VLSI multiplication
CN110851778A (zh) 一种函数计算方法、计算装置及计算器

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination