CN115811602A - Real-time display system and measurement method for transmitting PAL, HD-SDI and camera link videos in long distance - Google Patents
Real-time display system and measurement method for transmitting PAL, HD-SDI and camera link videos in long distance Download PDFInfo
- Publication number
- CN115811602A CN115811602A CN202211478076.6A CN202211478076A CN115811602A CN 115811602 A CN115811602 A CN 115811602A CN 202211478076 A CN202211478076 A CN 202211478076A CN 115811602 A CN115811602 A CN 115811602A
- Authority
- CN
- China
- Prior art keywords
- video
- time
- real
- chip
- multifunctional
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Closed-Circuit Television Systems (AREA)
Abstract
The invention relates to a real-time display system and a measuring method for transmitting PAL, HD-SDI and camera link videos in a long distance; the problems that video images are directly transmitted through a video cable, the transmission distance is short, the video images are blocked when the long-distance video transmission is carried out through an optical fiber system and the like in the prior art are solved; the working principle is that the first multifunctional real-time video acquisition and display module receives a differential synchronous signal sent by the system terminal and sends the received differential synchronous signal to the video camera in real time through the optical transceiver module, and the video camera sends a video signal in real time after receiving the differential synchronous signal and sends the video signal to the first multifunctional real-time video acquisition and display module in real time through the optical transceiver module to acquire real-time data; the first multifunctional real-time video acquisition and display module carries out real-time system conversion and recoding on the received video signal and sends the video signal to a display for real-time display; the invention also provides a real-time measuring method for transmitting PAL, HD-SDI and camera link interface videos in a long distance.
Description
Technical Field
The invention relates to a method for transmitting videos at long distance, in particular to a real-time display system for transmitting PAL, HD-SDI and camera link videos at long distance and a real-time measuring method thereof.
Background
In the field of accurate measurement and tracking of industries and target ranges, remote video image real-time transmission is required, the transmission distance is usually from several kilometers to dozens of kilometers, in the prior art, video images are directly transmitted through a video line, the transmission distance is only dozens of meters, and the requirement of remote transmission cannot be met.
Disclosure of Invention
The invention aims to solve the technical problems that video images are directly transmitted through a video line, the transmission distance is short, video image jamming, video image transmission time delay and the like can occur when long-distance video transmission is carried out through an optical fiber system, and long-distance real-time transmission cannot be realized in the prior art, and provides a real-time display system for long-distance transmission of PAL, HD-SDI and camera alink videos and a measuring method thereof.
The technical scheme adopted by the invention is as follows:
a real-time display system for long-distance transmission of PAL, HD-SDI and camera link videos is characterized in that: the system comprises an optical transceiver module and a first multifunctional real-time video acquisition and display module;
the optical transceiver module comprises a far-end transmitting end and a near-end receiving end which are connected through optical fibers;
the signal receiving end of the first multifunctional real-time video acquisition and display module is used for receiving a differential synchronous signal sent by the receiving system terminal, the signal sending end of the first multifunctional real-time video acquisition and display module is connected with the near-end receiving end serial port of the optical transceiver module, the far-end sending end serial port of the optical transceiver module is used for being connected with the signal receiving end of the video camera, the far-end sending end of the optical transceiver module is connected with the video output end of the video camera, and the near-end receiving end of the optical transceiver module is connected with the video input end of the first multifunctional real-time video acquisition and display module;
the first multifunctional real-time video acquisition and display module receives a differential synchronous signal sent by the system terminal, sends the received differential synchronous signal to the video camera in real time through a serial port of a near-end receiving end of the optical transceiver module, an optical fiber and a serial port of a far-end sending end of the optical transceiver module in sequence, and sends the video signal to the first multifunctional real-time video acquisition and display module in real time through a far-end transmitting end of the optical transceiver module, the optical fiber and the near-end receiving end of the optical transceiver module in sequence after the video camera receives the differential synchronous signal so as to acquire real-time data; the first multifunctional real-time video acquisition and display module carries out real-time system conversion and recoding on the received video signal and then sends the video signal to the display for real-time display.
The system further comprises a second multifunctional real-time video acquisition and display module, a first image storage module and a second image storage module, wherein the second multifunctional real-time video acquisition and display module is used for carrying out real-time measurement;
the signal receiving end of the second multifunctional real-time video acquisition and display module is used for receiving a differential synchronous signal sent by the receiving system terminal, the second multifunctional real-time video acquisition and display module is connected with the first image storage module, and the video output end of the second multifunctional real-time video acquisition and display module is connected with the far-end sending end of the optical transceiver module; the second image storage module is connected with the first multifunctional real-time video acquisition and display module and is used for receiving the video image sent by the first multifunctional real-time video acquisition and display module;
the second multifunctional real-time video acquisition and display module receives the differential synchronous signals, circularly sends a plurality of video images with continuous gray scales, and sends one path of video images to the first image storage module for storage after real-time coding, one path of video images is subjected to real-time system conversion and coding to generate video signals, the video signals are sent to the first multifunctional real-time video acquisition and display module in real time after sequentially passing through the far-end transmitting end of the optical transceiver module, the optical fiber and the near-end receiving end of the optical transceiver module, and the first multifunctional real-time video acquisition and display module performs real-time system conversion and coding on the received video signals to generate video images which are sent to the second image storage module for storage in real time.
Further, the system also comprises a multifunctional video tracker;
the multifunctional video tracker is connected with the first multifunctional real-time video acquisition and display module and realizes mutual communication;
the first multifunctional real-time video acquisition and display module is used for carrying out real-time system conversion and coding on one path of received video signals, then sending the video signals to the multifunctional video tracker in real time for target tracking, and storing the video signals in real time by adopting a ping-pong cache on the other path; the multifunctional video tracker extracts information from the received video signal and sends the information to the first multifunctional real-time video acquisition and display module to generate character information; the first multifunctional real-time video acquisition and display module reads the stored video signals in real time, and sends the video signals to the display for real-time display after sequentially carrying out real-time system conversion, character information superposition and recoding.
The extracted information comprises miss distance and time; the character superposition information comprises miss distance, time, a target wave gate of the multifunctional video tracker and a cross wire.
Furthermore, the second multifunctional real-time video acquisition and display module comprises a second coding unit, a second external synchronizing signal input unit and a second FPGA main chip;
the second coding unit comprises a fourth coding chip set and a fifth coding chip set, wherein one end of the fourth coding chip set is connected with the second FPGA main chip, one end of the fourth coding chip set is connected with the far-end sending end of the optical transceiver module, one end of the fifth coding chip set is connected with the second FPGA main chip, and the other end of the fifth coding chip set is connected with the first image storage module;
the input end of the second external synchronizing signal input unit is connected with the time system terminal, and the output end of the second external synchronizing signal input unit is connected with the second FPGA main chip and used for receiving 1Hz and 10MHz differential signals sent by the time system terminal;
the second external synchronizing signal input unit starts the received 1Hz and 10MHz difference signals sent by the time system terminal to a second FPGA main chip, the second FPGA main chip generates a plurality of continuous video images according to the camera mode in a circulating way, one path of continuous video images is converted in a real-time mode to generate video signals and send the video signals to a fourth coding chipset, and the fourth coding chipset codes the received video signals and sends the video signals to a far-end sending end; and the other path of the video signals is sent to a fifth coding chip set for real-time coding, and then video image signals are generated and sent to a first image storage module for storage.
Furthermore, the first multifunctional real-time video acquisition and display module comprises a first decoding unit, a first coding unit, an external synchronization unit, a storage unit, a first FPGA main chip and a communication unit;
the storage unit comprises two storage chips connected with the first FPGA main chip, and the two storage chips form a ping-pong storage structure;
the external synchronization unit comprises a first external synchronization signal input unit and a synchronization generator, wherein the input end of the first external synchronization signal input unit is connected with the receiving terminal, the output end of the first external synchronization signal input unit is connected with the first FPGA main chip, the input end of the synchronization generator is connected with the first FPGA main chip, and the output end of the synchronization generator is connected with a serial port of the near-end receiving terminal;
the first decoding unit comprises at least one decoding chip of a PAL decoding chip, a high-definition video decoding chip and a Cameralink decoding chip, wherein the input end of the first decoding unit is respectively connected with the near-end receiving end, and the output end of the first decoding unit is respectively connected with the first FPGA main chip; the number of each decoding chip is at least one;
the first coding unit comprises a first coding chip set, an input end of which is connected with the first FPGA main chip, and an output end of which is connected with the multifunctional video tracker, a second coding chip set, an input end of which is connected with the first FPGA main chip, and an output end of which is connected with the display, and a third coding chip set, an input end of which is connected with the first FPGA main chip, and an output end of which is connected with the second image storage module;
the communication unit comprises a serial communication chip LTC2850, a serial communication chip MAX232 and a network port communication chip 88E1111, wherein one end of the serial communication chip LTC is connected with the first FPGA main chip, and the other end of the serial communication chip LTC is connected with the multifunctional video tracker;
the first external synchronous signal input unit sends a received 1Hz and 10MHz differential signal sent by a time system terminal to a synchronous generator through a first FPGA main chip, the synchronous generator processes the received differential signal to generate an LVDS differential signal and an RS485 level differential signal and sends the LVDS differential signal and the RS485 level differential signal to a serial port of a near-end receiving end, the serial port of the near-end receiving end sequentially passes through an optical fiber and a serial port of a far-end sending end and sends the LVDS differential signal to a video camera, the video camera receives the differential signal and sends the video signal to a first decoding unit in real time through the far-end sending end, the optical fiber and the near-end receiving end sequentially, the first decoding unit decodes the received video signal in real time, the video signal is stored and read in real time through a ping-pong cache mode through the first FPGA main chip, one path of the video signal is converted in real time and sent to a first encoding chip set and sent to a multifunctional video tracker, the multifunctional video tracker extracts information from the received video signal and sends the video signal to the first FPGA main chip through a network port communication chip 88E1111, the first FPGA main chip extracts the received information and sends the information to a second encoding chip in real time, the second video signal and displays the second encoding chip after the real-time system is converted in real-time; or the first FPGA main chip converts the received video signal in a real-time mode to generate a video image signal, performs real-time coding through the third coding chip set, and sends the video image signal to the second image storage module for storage.
Further, the multifunctional target tracker comprises a third FPGA main chip, a DSP chip TMS320C6455, a first power supply chip TPS65265 connected with the third FPGA main chip, a configuration chip EPCS128, a serial port chip SN65HVD77DR and two FPGA storage chips; a second power supply chip TPS65265 and a FLASH chip MT28EW128 which are connected with the DSP chip TMS320C 6455; the third FPGA main chip is connected with the DSP chip TMS320C6455 through an EMIF bus; the FLASH chip MT28EW128 and the DSP chip TMS320C6455 are in bidirectional communication, the configuration chip EPCS128, the serial port chip SN65HVD77DR and the two FPGA storage chips are in bidirectional communication with the third FPGA main chip, and the two FPGA storage chips form a ping-pong storage structure; the third FPGA main chip is connected with the first coding chip set, and the serial port chip SN65HVD77DR is connected with the serial port communication chip LTC2850, the serial port communication chip MAX232 and the network port communication chip 88E1111;
the video signal sent by the first coding chipset is stored in a ping-pong storage structure in real time in a ping-pong cache mode through a third FPGA main chip, the DSP chip TMS320C6455 reads and extracts information from the ping-pong storage structure in real time through an EMIF bus, and sends the extracted information to the first FPGA main chip through the EMIF bus, the third FPGA main chip and the network port communication chip 88E1111 in sequence.
Further, the far-end sending end converts the received video signal into an optical fiber signal in real time, and the optical fiber signal is transmitted through an optical fiber and is converted into the video signal at the near-end receiving end in real time;
the optical transceiver module is at least one of a PAL video optical transceiver, an HD-SDI video optical transceiver and a camera link video optical transceiver, and the number of each optical transceiver is at least one;
the near-end receiving end serial port of the PAL system video optical transceiver and the near-end receiving end serial port of the HD-SDI video optical transceiver receive differential synchronous signals with the level of RS485/RS422 and 50Hz generated by a time system terminal through a synchronous generator; a serial port of a near-end receiving end of the camera alink video optical transceiver receives a differential synchronous signal which is 25-400Hz and has the level of RS485/RS422 and is generated by a time system terminal through a synchronous generator.
Further, the device also comprises an electro-optic theodolite;
the video camera is arranged on the photoelectric theodolite;
the extracted information comprises miss distance, time, and azimuth angle values and pitch angle values of a target wave gate, cross hairs and a photoelectric theodolite of the multifunctional video tracker; the character superposition information comprises the miss distance, the time, the target wave gate of the multifunctional video tracker, the cross wire, the azimuth angle value and the pitch angle value of the photoelectric theodolite.
The invention also provides a measuring method for transmitting PAL, HD-SDI and camera link videos in long distance, which is characterized in that:
the real-time display system for transmitting PAL, HD-SDI and camera link interface videos at long distance further comprises a second multifunctional real-time video acquisition and display module, a first image storage module and a second image storage module;
the signal receiving end of the second multifunctional real-time video acquisition and display module is used for receiving a differential synchronous signal sent by the receiving system terminal, the second multifunctional real-time video acquisition and display module is connected with the first image storage module and used for receiving a video image sent by the second multifunctional real-time video acquisition and display module, and the video output end of the second multifunctional real-time video acquisition and display module is connected with the far-end sending end of the optical transceiver module; the second image storage module is connected with the first multifunctional real-time video acquisition and display module and is used for receiving the video image sent by the first multifunctional real-time video acquisition and display module;
the method comprises the following steps:
step 1: at a far-end sending end of an optical transceiver module, a second multifunctional real-time video acquisition and display module circularly generates a plurality of continuous video images with gradually increased gray values in real time, at a sending start end of each video image, a serial time code of a differential synchronization signal sent by a time-sharing terminal is acquired, the serial time code is converted into N time characters, code values corresponding to the N time characters replace the first N image data of an L-th line in the video image data, the second multifunctional real-time video acquisition and display module generates an ASCII (American standard code for information interchange) differential signal or a video Field signal Field aligned with the rising edge of the second pulse differential signal by using a second pulse differential signal and a 10MHz clock differential signal sent by the time-sharing terminal, converts one path of the replaced image data into a video signal in real-time mode, sends the video signal to a first multifunctional real-time video acquisition and display module after sequentially passing through the far-end sending end, an optical fiber and a near-end receiving end, the first multifunctional real-time video acquisition and display module converts the received video signal into an FVAL, a line signal LVAL, 8-bit image data, stores the received by the ASCII in a serial time code corresponding to the second image data of the second line, and sends the serial time code corresponding to the second image data of the second line; the other real-time system is converted into a camera alink system video image and then sent to a first image storage module for storage in real time; wherein the gray scale value of the video image does not exceed 235,
and 2, step: determining if there is an image loss or delay
And comparing the images stored in the first image storage module and the second image storage module, judging whether the images are lost or delayed, if not, indicating that the real-time display system for remotely transmitting PAL, HD-SDI and camera link interface videos can realize real-time display and measurement, otherwise, not realizing the real-time display and measurement.
Further, the comparison method in step 2 is as follows:
the first image storage module and the second image storage module simultaneously store images for 30 minutes, each image with the same frame number is compared, in the two image data with the same frame number, the first N image data of the L-th line of each image are converted into millisecond values according to the reverse direction, comparison is carried out, if the image data are the same, no image loss and delay exist, and if the image data are different, the image loss and delay exist.
The invention has the beneficial effects that:
1. according to the invention, PAL, HD-SDI and camera link interface videos are converted into optical fiber signals through a far-end sending end of an optical transceiver module, optical fibers are used for long-distance transmission, the optical fiber signals are converted into PAL, HD-SDI and camera link video signals in real time at a near-end receiving end, real-time acquisition and system conversion are carried out through a first multifunctional real-time acquisition display module, and the PAL, HD-SDI and camera link video signals are sent to a display for display, so that the long-distance transmission is realized, and the problems of video image clamping stagnation, video image blockage and overlong video image transmission time delay can be solved.
2. In the invention, the character overlapping function of PAL system and HD-SDI system videos can be realized by the arranged multifunctional video tracker, including the miss distance, time, pitch angle, azimuth angle of the overlapped target, target gate, cross hair and other information from the multifunctional video tracker, thereby being convenient for the multifunctional video tracker to track.
3. The invention can be used for on-site remote video transmission display and real-time tracking measurement of remote video images.
4. In the invention, the real-time detection and measurement of the transmitted video signal can be realized through the real-time measurement of the video image, the real-time measurement problem of the remote video image of the shooting range is effectively solved, and the time delay when the video signal or the video image signal is transmitted is less than 10ms, thereby meeting the requirement of remote real-time accurate measurement and tracking of the shooting range.
5. According to the invention, the real-time measurement of the real-time display system for transmitting PAL, HD-SDI and camera link videos in a long distance is realized through the second multifunctional real-time video acquisition and display module, the first image storage module and the second image storage module.
6. The invention can be used for real-time detection of remote video transmission in industrial, military and national defense industrial fields, and is suitable for real-time video tracking and real-time detection of a remote transmission system.
7. The invention supports PAL system, HD-SDI and camera link interface video image long-distance transmission and real-time detection.
8. The invention can realize the long-distance real-time transmission display of PAL, HD-SDI and camera link interface video images; the character superposition function of PAL system, HD-SDI system and Cameralink interface video images can be realized, including information of the miss distance, time, pitch angle, azimuth angle of the superposed target, target gate from a video tracker, cross hair and the like.
9. The invention can realize the video conversion function, including PAL video conversion HD-SDI high-definition video display, and camera alink conversion HD-SDI high-definition video display.
10. The invention supports the function of converting PAL and HD-SDI high-definition videos into video in a camera link interface format, and supports the function of supplying the PAL and HD-SDI high-definition videos into video in a camera link interface format to a video source unified with a storage module and a multifunctional video tracker.
Drawings
FIG. 1 is a structural principle of an embodiment of the present invention;
FIG. 2 is a flow chart of PAL system signal processing according to an embodiment of the present invention;
FIG. 3 is a flow chart of signal processing by Cameralink, according to an embodiment of the present invention;
FIG. 4 is a signal receiving schematic diagram of a first image storage module according to an embodiment of the present invention;
FIG. 5 is a signal receiving schematic diagram of a second image storage module according to an embodiment of the present invention;
FIG. 6 is a schematic diagram of a multi-function video tracker, according to an embodiment of the present invention;
FIG. 7 is a schematic structural diagram of a first multifunctional real-time video capture and display module according to an embodiment of the present invention;
fig. 8 is a schematic structural diagram of a second multifunctional real-time video capture and display module according to an embodiment of the present invention.
Detailed Description
The present invention will be described in detail below with reference to the accompanying drawings and specific embodiments.
The real-time display system for transmitting PAL, HD-SDI and camera link videos at long distance, as shown in figure 1, comprises a first multifunctional real-time video acquisition display module, an optical transceiver module, a time system terminal and a multifunctional video tracker;
in order to realize real-time measurement of the whole system, a second multifunctional real-time video acquisition and display module, a first image storage module and a first second image storage module are additionally arranged;
the components are composed and connected in the following way:
the multifunctional video tracker comprises the following components in parts by weight:
as shown in fig. 6, the multifunctional video tracker includes: the third FPGA main chip is connected with a first power supply chip TPS65265, a configuration chip EPCS128, a serial port chip SN65HVD77DR, two FPGA memory chips SDRAM1 MT48LC4M32B2 and SDRAM2 MT48LC4M32B2, wherein the SDRAM1 MT48LC4M32B2, the SDRAM2 MT48LC4M32B2, the configuration chip EPCS128 and the serial port chip SN65HVD77DR are in bidirectional communication with the third FPGA main chip, and the SDRAM1 MT48LC4M32B2 and the SDRAM2 MT48LC4M32B2 form a ping-pong memory structure; an interface connector J30J-21TJWP7-J of the third FPGA main chip is used for being connected with the first multifunctional real-time video acquisition display module and receiving video signals (a frame signal FVAL, a line signal LVAL, parallel DATA DATA and PCLK) sent by the first multifunctional real-time video acquisition display module;
the device also comprises a DSP chip TMS320C6455, a second power supply chip TPS65265 connected with the DSP chip TMS320C6455 and a FLASH chip MT28EW128, wherein the FLASH chip MT28EW128 and the DSP chip TMS320C6455 are in two-way communication; the DSP chip TMS320C6455 and the third FPGA main chip realize bidirectional communication through an EMIF bus.
The main function of the multifunctional tracker is that a video signal from the first multifunctional real-time video acquisition display module is received through a third FPGA main chip plug-in J30J-21TJWP7-J and is ping-pong cached in a ping-pong storage structure, the DSP chip TMS320C6455 reads the video signal in the ping-pong storage structure through an EMIF bus interacting with the third FPGA main chip and extracts information from the received video signal, the extracted information is sent to the third FPGA main chip through the EMIF bus, and the third FPGA main chip is sent to the first multifunctional real-time video acquisition display module through a serial port RS485 chip SN65HVD77 DR.
The functions of each chip are as follows:
the third FPGA main chip mainly receives video signals from the first multifunctional real-time video acquisition and display module, converts the video signals into video images, ping-pong stores the video images into a ping-pong storage structure, so that the DSP chip TMS320C6455 can read the video image signals of the storage chip through an EMIF bus, receives information such as miss distance calculated by the DSP chip TMS320C6455 through the EMIF bus, and sends the information to the first multifunctional real-time video acquisition and display module through a serial port RS485 chip SN65HVD77 DR.
The configuration chip of the third FPGA main chip is EPCS128, which is mainly used for loading the program written by the third FPGA main chip.
The first power supply chip is TPS65265, the input voltage of the chip is 12V, the output voltage of the chip is 3.3V and 1.2V respectively, the maximum current of the 3.3V power supply is 5A, the maximum current of the 1.2V power supply is 3A, and the chip mainly provides power for the third FPGA main chip.
The serial port chip is an SN65HVD77DR, the chip is a full-duplex RS-485 chip and has one RS-485 receiving function and one RS-485 sending function, and the power supply voltage of the chip is 3.3V. The method mainly receives pitch angle, azimuth angle value, time code and focal length information from a serial port. And sending information such as miss distance, time codes, target area, segmentation threshold values and the like through the FPGA chip.
The DSP chip is TMS320C6455, mainly receives a video image from SDRAM of the FPGA through an EMIF bus, calculates the video image, extracts information such as miss distance information, target area information and segmentation threshold value of an image target, and sends the calculated information to the FPGA chip through the EMIF bus.
The power supply chip of the DSP is TPS65265, the input voltage of the chip is 12V, the output voltage is 3.3V, 1.2V and 1.8V respectively, the maximum current of a 3.3V power supply is 5A, the maximum current of a 1.8V power supply is 2A, and the maximum current of a 1.2V power supply is 3A. The power supply is mainly provided for the DSP chip.
The FLASH chip of the DSP is MT28EW128, the chip is mainly used for storing the written DSP program, and the stored DSP program is operated when the chip is powered on.
The third FPGA main chip is a chip EP2S90F1020I4N.
The structure and composition of the first multifunctional real-time video acquisition and display module are as follows:
as shown in fig. 7, the device comprises a first decoding unit, a first encoding unit, an external synchronization unit, a storage unit, a first FPGA main chip EP4SGX230FF35I4N and a communication unit;
the storage unit comprises two storage chips MT48LC4M32 connected with the first FPGA main chip, and the two storage chips form a ping-pong storage structure; the external synchronization unit comprises a first external synchronization signal input unit and a synchronization generator, wherein the input end of the first external synchronization signal input unit is used for receiving a differential signal sent by a system terminal, the output end of the first external synchronization signal input unit is connected with the first FPGA main chip, and the input end of the synchronization generator is connected with the first FPGA main chip, and the output end of the synchronization generator is connected with a serial port of the near-end receiving end; the decoding unit comprises a PAL decoding chip ADV7183, a high-definition video decoding chip GS2971 and a Cameralink decoding chip DS90CR288A, wherein the input end of the PAL decoding chip ADV7183 is respectively connected with the near-end receiving end, and the output end of the PAL decoding chip is respectively connected with the first FPGA main chip;
the first coding unit comprises a first coding chip set, an input end of the first coding chip set is connected with the first FPGA main chip, an output end of the first coding chip set is connected with the multifunctional video tracker, an input end of the first coding chip set is connected with the first FPGA main chip, an output end of the second coding chip set is connected with the display, an input end of the first coding chip set is connected with the first FPGA main chip, and an output end of the third coding chip set is connected with the second image storage module, wherein the first coding chip set comprises a PAL coding chip ADV7179, an HD-SDI coding chip GS2972 and a Cameralink coding chip DS90CR287A; the second coding chipset comprises a PAL coding chip ADV7179 and an HD-SDI coding chip GS2972, and the third coding chipset comprises a Cameralink coding chip DS90CR287A;
the communication unit comprises a serial communication chip LTC2850, a serial communication chip MAX232 and a network port communication chip 88E1111, wherein one end of each serial communication chip LTC is connected with the first FPGA main chip, and the other end of each serial communication chip LTC is connected with the multifunctional video tracker; the serial port communication chip LTC2850 is used for converting TTL levels output by the first FPGA main chip into differential signals of RS485/RS422 and sending the differential signals to a third FPGA main chip of the multifunctional video tracker, converting differential signals of RS485/RS422 and sent by the third FPGA main chip into TTL levels and sending the TTL levels to the FPGA main chip, the serial port communication chip MAX232 is used for converting TTL levels output by the first FPGA main chip into communication signals of RS232 and sending the communication signals to the third FPGA main chip, converting communication signals of RS232 and sent by the third FPGA main chip into TTL levels and sending the TTL levels to the first FPGA main chip, and the network port communication chip 88E1111 is used for sending extracted information sent by the multifunctional video tracker to the FPGA main chip.
The principle is as follows: the first external synchronous signal input unit sends the received 1Hz and 10MHz differential signals sent by the time system terminal to the synchronous generator through the first FPGA main chip, the synchronous generator processes the received differential signals to generate differential signals (LVDS differential signals and RS485 level differential signals) required by the optical transceiver module of the corresponding system and sends the differential signals to the serial port of the near-end receiving end, the serial port of the near-end receiving end sequentially passes through the optical fiber and the serial port of the far-end sending end and then sends the differential signals to the corresponding video camera, the video camera sends the video signals after receiving the differential signals and then sends the video signals to the decoding chip of the corresponding system in real time sequentially passing through the far-end sending end, the optical fiber and the near-end receiving end, the decoding chip decodes the received video signals in real time and then stores and reads the video signals in real time through the first FPGA main chip in a ping-pong cache manner, one path of video signals is transmitted to a corresponding system coding chip for coding after being converted in real time, and then is transmitted to a third FPGA main chip of the multifunctional video tracker in real time through a serial port RS485 chip SN65HVD77DR, the third FPGA main chip converts the received video signals in real time into video images and transmits the video images to a DSP chip TMS320C6455, the DSP chip extracts the extracted information in the video images through the serial port RS485 chip SN65HVD77DR and a network port communication chip 88E1111 and then transmits the extracted information to a first FPGA main chip, the first FPGA main chip generates character information in real time according to the received extracted information, then transmits the video signals read in real time to a coding chip of a corresponding system in a second coding chip set after the other path of video signals is converted in real time and superposed with the character information, and then transmits the video signals to a display for real-time display after the coding chips code the received in real time;
or the first FPGA main chip converts the real-time system of the video signal received from the near-end receiving end to generate a video image signal, and the video image signal is coded in real time through the third coding chip set and then sent to the second image storage module for storage.
The structure and composition of the second multifunctional real-time video acquisition and display module are as follows:
the second multifunctional real-time video acquisition and display module comprises a second encoding unit, a second external synchronizing signal input unit and a second FPGA main chip EP4SGX230FF35I4N;
the second coding unit comprises a fourth coding chipset and a fifth coding chipset, wherein one end of the fourth coding chipset is connected with the second FPGA main chip, one end of the fourth coding chipset is connected with the far-end sending end, one end of the fifth coding chipset is connected with the second FPGA main chip, one end of the fifth coding chipset is connected with the first image storage module, the fourth coding chipset comprises a PAL coding chip ADV7179, an HD-SDI coding chip GS2972 and a Cameralink coding chip DS90CR287A, and the fifth coding chipset comprises a Cameralink coding chip DS90CR287A;
the input end of the second external synchronous signal input unit is used for receiving 1Hz and 10MHz differential signals sent by the system terminal, and the output end of the second external synchronous signal input unit is connected with the second FPGA main chip;
the second external synchronizing signal input unit starts the received 1Hz and 10MHz differential signals sent by the time system terminal to a second FPGA main chip, the second FPGA main chip generates a plurality of continuous video images according to the circulation of a camera mode, one path of the continuous video images is converted in a real-time mode to generate video signals and send the video signals to a coding chip of a corresponding mode in a fourth coding chip set, and the coding chip codes the received video signals and sends the video signals to a far-end sending end; and the other path of the image is sent to a fifth coding chip set for real-time coding and then sent to a first image storage module for storage.
The functions of the components are as follows:
the Cameralink video optical transceiver converts the Cameralink video signals sent by the Cameralink video camera received by the far-end sending end into optical fiber signals in real time, converts the optical fiber signals into the Cameralink video signals in real time at the near-end receiving end through single-mode optical fiber transmission, and sends the Cameralink video signals to the first multifunctional real-time video acquisition and display module for real-time acquisition.
The PAL system video optical transceiver converts PAL system video signals sent by the PAL system video camera received by a far-end sending end into optical fiber signals in real time, converts the optical fiber signals into the PAL system video signals in real time at a near-end receiving end through single-mode optical fiber transmission, and outputs the PAL system video signals to a first multifunctional real-time video acquisition display module for real-time acquisition.
HD-SDI system video signal that HD-SDI system video camera that HD-SDI video optical transmitter-receiver received far-end transmitting terminal sent changes optical fiber signal into in real time, through single mode fiber transmission, changes optical fiber signal into HD-SDI system video signal in real time at the near-end receiving terminal to export and carry out real-time the gathering to first multi-functional real-time video acquisition display module.
The multifunctional real-time video acquisition and display module receives the differential synchronous signals with the frequency of 50Hz, the level of RS485/RS422, the frequency of 50Hz and RS485/RS422, and the frequency of 50Hz and the level of 100Hz and the level of RS485/RS422, which are used for realizing PAL system video synchronous transmission, and receives the differential synchronous signals with the frequency of 50Hz or 100Hz and the level of RS485/RS422, which are used for realizing Cameralink video synchronous transmission.
The invention can also realize the character superposition function: the first multifunctional real-time acquisition display module converts PAL video signals and/or HD-SDI video signals acquired in real time into PAL videos and/or HD-SDI videos in one way, converts one way into frame signals FVAL, line signals LVAL and parallel DATA DATA in a unified format, sends the frame signals FVAL, line signals LVAL and parallel DATA DATA to the multifunctional video tracker, receives extraction information extracted by the multifunctional video tracker from the frame signals FVAL, line signals LVAL and parallel DATA DATA, superposes the received extraction information on the PAL videos and/or HD-SDI videos generated by conversion, outputs the PAL videos and/or HD-SDI videos with character superposition after being coded by a PAL video coding chip ADV7179 and/or a GS-SDI video coding chip 2972 of the first multifunctional real-time video display module, and extracts information including the miss distance, time, target area, target number, target average value and the like of target average gray scale.
The first multifunctional real-time acquisition display module converts a real-time acquired video image made of camera link into frame signals FVAL, line signals LVAL and parallel DATA in a unified format, sends the frame signals FVAL, the line signals LVAL and the parallel DATA to the multifunctional video tracker, receives extraction information extracted by the multifunctional video tracker from the frame signals FVAL, the line signals LVAL and the parallel DATA, converts the video signals made of camera link into PAL system videos and/or HD-SDI system videos, converts characters of the received extraction information, and superimposes the converted video on the PAL system videos and/or HD-SDI system videos to output the PAL system videos and/or HD-SDI system videos in real time, wherein the extraction information comprises miss amount, time, target area, target number, target average gray level mean value and the like of a target.
If the video camera is installed on the photoelectric theodolite, the extracted information further comprises a position angle value and a pitching angle value of the photoelectric theodolite.
The video real-time display process based on the system is as follows:
as shown in fig. 2, path 1: PAL system video far-end external synchronous transmission
The time system terminal outputs differential synchronous signals with the frequency of 50Hz and the level of RS485/RS422 to the near-end receiving end serial port of the PAL system video optical transceiver, the near-end receiving end serial port of the PAL system video optical transceiver converts the received synchronous signals into optical fiber signals, and is transmitted to the far-end transmitting terminal serial port of the PAL system video optical transceiver through the single mode fiber, the far-end transmitting terminal serial port of the PAL system video optical transceiver converts the fiber signal into RS485/RS422 serial port signal and transmits the signal to the PAL system video camera, the PAL system video camera outputs PAL system video signal with the same frequency after receiving the RS485/RS422 serial port signal, and transmitted to the far-end transmitting end of the PAL system video optical transceiver, which converts the PAL system video signal received by the far-end transmitting end into optical fiber signal in real time, transmits the optical fiber signal through single-mode optical fiber, the optical fiber signal is converted into PAL system video signal at the near-end receiving end in real time and output to the first multifunctional real-time video acquisition and display module, which acquires the input PAL system video signal in real time, and converts it into frame signal FVAL, line signal LVAL and parallel DATA DATA with uniform format in real time, and sends them to the multifunctional video tracker, which extracts information from the input frame signal FVAL, line signal LVAL and parallel DATA DATA, and the extracted information is sent to a first multifunctional real-time video acquisition and display module, the multifunctional real-time video acquisition and display module converts the received lifting information into character information and then superimposes the character information on the PAL video in real time, and the PAL video coding chip ADV7179 of the first multifunctional real-time video display module is used for coding the PAL system video overlapped with the data information in real time and outputting the video with character overlap to a display.
Route 2: HD-SDI video far-end external synchronous transmission
The time system terminal outputs 50Hz of frequency and RS485/RS422 differential synchronizing signals to a near-end receiving port serial port of the HD-SDI video optical transceiver, the near-end receiving port serial port of the HD-SDI video optical transceiver converts the received synchronizing signals into optical fiber signals and transmits the optical fiber signals to a far-end transmitting port serial port of the HD-SDI video optical transceiver through single-mode optical fibers, the far-end transmitting port serial port of the HD-SDI video optical transceiver converts the optical fiber signals into RS485/RS422 serial port signals and transmits the optical fiber signals to the HD-SDI video camera, the HD-SDI video camera outputs HD-SDI video signals with the same frequency and transmits the HD-SDI video signals to a far-end transmitting port of the HD-SDI video optical transceiver after receiving the RS485/RS422 serial port signals, the HD-SDI video signals received by the far-end transmitting port are converted into optical fiber signals in real time through single-mode optical fibers for transmission, and the optical fiber signals are converted into HD-SDI video signals in real time at the near-end receiving port, the HD-SDI video acquisition and display device comprises a first multifunctional real-time video acquisition and display module, wherein the first multifunctional real-time video acquisition and display module acquires input HD-SDI videos in real time, converts the videos into frame signals FVAL, line signals LVAL and parallel DATA DATA in a unified format in real time and sends the frame signals FVAL, the line signals LVAL and the parallel DATA DATA to a multifunctional video tracker, the multifunctional video tracker extracts information of the input frame signals FVAL, the line signals LVAL and the parallel DATA DATA and sends the extracted information to a first multifunctional real-time video acquisition and display module, the first multifunctional real-time video acquisition and display module converts the received extracted information into character information and then superimposes the character information on the HD-SDI videos in real time, and the HD-SDI videos with the DATA information superimposed are subjected to HD-SDI video encoding by an HD-SDI video encoding chip GS2972 of the first multifunctional real-time video display module And (4) coding the video in real time, and outputting the video with the character superposition to a display.
As shown in fig. 3, path 3: camera Link video remote external synchronous transmission
The time system terminal outputs 50Hz or 100Hz differential synchronizing signals with the level of RS485/RS422 to a near-end receiving end serial port of the camera alink video optical transceiver, the near-end receiving end serial port of the camera alink video optical transceiver converts the received synchronizing signals into optical fiber signals and transmits the optical fiber signals to a far-end transmitting end serial port of the camera alink video optical transceiver through single-mode optical fibers, the far-end transmitting end serial port of the camera alink video optical transceiver converts the optical fiber signals into RS485/RS422 serial port signals and transmits the optical fiber signals to a camera alink system video camera, the camera alink system video camera receives the RS485/RS422 serial port signals and then outputs camera alink system video image signals with the same frequency to a far-end transmitting end of the camera alink video optical transceiver, the camera alink system video image signals received by the far-end transmitting end are converted into optical fiber signals in real time through the single-mode optical fibers, and the optical fiber signals are converted into the camera alink system video image signals at the near-end receiving end in real time, the first multifunctional real-time video acquisition and display module acquires input video image signals made of camera link in real time, converts the acquired video image signals made of camera link into frame signals FVAL, line signals LVAL and parallel DATA DATA in a unified format in real time and sends the frame signals, the line signals LVAL and the parallel DATA DATA to a multifunctional video tracker, the multifunctional video tracker extracts DATA information from the input frame signals FVAL, the line signals LVAL and the parallel DATA DATA and sends the extracted information to the first multifunctional real-time video acquisition and display module, the first multifunctional real-time video acquisition and display module converts the acquired video image signals made of camera link into videos made of HD-SDI and/or PAL, the first multifunctional real-time video acquisition and display module converts the received extracted information into character information and superimposes the character information on the videos made of HD-SDI and/or PAL in real time, and outputting the HD-SDI system video and/or the PAL system video to a display in real time.
Based on the real-time display system of the above system, a real-time measurement method is proposed, as shown in fig. 4 and 6, taking PAL video as an example, which specifically includes the following steps:
step 1: at the far-end transmitting end of the PAL system video optical transceiver, the second multifunctional real-time video acquisition and display module cyclically generates a plurality of continuous video image information with gradually increased gray values in real time, for example, the gray values of all the pixels of the 1 st video image are 16, and the image size is 720 × 288; the gray value of the pixel of the 2 nd video image is 17, and the image size is 720 × 288; the gray value of the pixel of the 3 rd image is 18, and the image size is 720 × 288; … …, the 220 th video image has a total pixel gray scale value of 235 and a size of 720 × 288; after the generation of the 220 th video image is finished, circularly transmitting the 1 st video image to the 220 th video image; at the same time, at the sending start end of each video image, acquiring serial time codes of RS422 signals sent by a timing system terminal, wherein the frequency of the serial time codes is 100Hz, the unit of the time codes is millisecond, the acquired millisecond number is converted into 2 characters at 144 lines of each frame of image to represent a small time value, 2 characters represent a minute value, 2 characters represent a second value, and 3 characters represent a millisecond value, after the character conversion is completed, the converted characters are converted into corresponding ASCII code values to replace the first 9 image data of the last line of image data of the video image data, a second multifunctional real-time video acquisition display module acquires a second pulse differential signal and a 10MHz clock differential signal sent by the timing system terminal to generate a 50Hz video frame signal FVAL or a video Field signal Field aligned with the rising edge of the second pulse differential signal, converts one path of the video image information into PAL video according to a system format and recodes the PAL video, sends the PAL video to the sending end module, and sends the PAL video information to a first image storage module for storage; the sending frequency of the video image is 50Hz, and the pixel clock is 27MHz;
the optical transceiver module sends a received video signal to a first multifunctional real-time video acquisition and display module, the first multifunctional real-time video acquisition and display module converts the received video signal into a frame signal of FVAL, a line signal of LVAL and 8-bit image data, a pixel clock is 27MHz, and simultaneously, a serial time code of a system terminal synchronization signal is acquired again at the rising edge of a decoded frame signal FVAL, the level of the time code is RS422 signal, the frequency of the serial time code is 100Hz, and the unit of the time code is millisecond; the acquired time code is converted at the rising edge of each frame signal into 2 bytes of hour characters, 2 bytes of minute characters, 2 bytes of second characters, 3 bytes of millisecond characters. After the character conversion is finished, replacing the first 9 image data of the last line of image data of the image data with ASCII code values corresponding to the converted characters, converting a new video image obtained after the replacement into camera link interface image data and sending the camera link interface image data to a second image storage module for storage in real time;
step 2: the two image storage modules simultaneously store images for 30 minutes, each image with the same frame number is compared, in the same image data, the first 9 words Fu Fanxiang of the image received by the first image storage module and the last line of the image data received by the second image storage module are converted into millisecond numerical values to compare the two image millisecond numerical values, if the two image millisecond numerical values are the same, no image loss and delay exist, and if the two image millisecond numerical values are different, the image loss and delay exist.
Claims (10)
1. A real-time display system for long-distance transmission of PAL, HD-SDI and cameralink video, comprising: the system comprises an optical transceiver module and a first multifunctional real-time video acquisition and display module;
the optical transceiver module comprises a far-end transmitting end and a near-end receiving end which are connected through optical fibers;
the signal receiving end of the first multifunctional real-time video acquisition and display module is used for receiving a differential synchronous signal sent by the receiving system terminal, the signal sending end of the first multifunctional real-time video acquisition and display module is connected with the near-end receiving end serial port of the optical transceiver module, the far-end sending end serial port of the optical transceiver module is used for being connected with the signal receiving end of the video camera, the far-end sending end of the optical transceiver module is connected with the video output end of the video camera, and the near-end receiving end of the optical transceiver module is connected with the video input end of the first multifunctional real-time video acquisition and display module;
the first multifunctional real-time video acquisition and display module receives a differential synchronous signal sent by the system terminal, the received differential synchronous signal sequentially passes through a serial port of a near-end receiving end of the optical transceiver module, the optical fiber and a serial port of a far-end sending end of the optical transceiver module and is sent to the video camera in real time, the video camera receives the differential synchronous signal, then sends a video signal in real time, and sequentially passes through a far-end sending end of the optical transceiver module, the optical fiber and a near-end receiving end of the optical transceiver module and is sent to the first multifunctional real-time video acquisition and display module in real time for real-time data acquisition; the first multifunctional real-time video acquisition and display module carries out real-time system conversion and recoding on the received video signal and then sends the video signal to the display for real-time display.
2. The real-time display system for long-distance transmission of PAL, HD-SDI and cameralink video according to claim 1, wherein:
the system also comprises a second multifunctional real-time video acquisition and display module, a first image storage module and a second image storage module, wherein the second multifunctional real-time video acquisition and display module is used for carrying out real-time measurement;
the signal receiving end of the second multifunctional real-time video acquisition and display module is used for receiving a differential synchronous signal sent by the receiving system terminal, the second multifunctional real-time video acquisition and display module is connected with the first image storage module, and the video output end of the second multifunctional real-time video acquisition and display module is connected with the far-end sending end of the optical transceiver module; the second image storage module is connected with the first multifunctional real-time video acquisition and display module and is used for receiving the video image sent by the first multifunctional real-time video acquisition and display module;
the second multifunctional real-time video acquisition and display module receives the differential synchronous signals, circularly sends a plurality of video images with continuous gray scales, and sends one path of video images to the first image storage module for storage after real-time coding, one path of video images is subjected to real-time system conversion and coding to generate video signals, the video signals are sent to the first multifunctional real-time video acquisition and display module in real time after sequentially passing through the far-end transmitting end of the optical transceiver module, the optical fiber and the near-end receiving end of the optical transceiver module, and the first multifunctional real-time video acquisition and display module performs real-time system conversion and coding on the received video signals to generate video images which are sent to the second image storage module for storage in real time.
3. The real-time display system for long-distance transmission of PAL, HD-SDI and cameralink video according to claim 2, wherein:
the system also comprises a multifunctional video tracker;
the multifunctional video tracker is connected with the first multifunctional real-time video acquisition and display module and realizes mutual communication;
the first multifunctional real-time video acquisition and display module is used for carrying out real-time system conversion and coding on one path of received video signals, then sending the video signals to the multifunctional video tracker in real time for target tracking, and storing the video signals in real time by adopting a ping-pong cache on the other path; the multifunctional video tracker extracts information from the received video signal and sends the information to the first multifunctional real-time video acquisition and display module to generate character information; the first multifunctional real-time video acquisition and display module reads the stored video signals in real time, sequentially carries out real-time system conversion, character information superposition and recoding, and then sends the video signals to the display for real-time display;
the extracted information comprises miss distance and time; the character superposition information comprises miss distance, time, a target wave gate of the multifunctional video tracker and cross hair.
4. The real-time display system for long-distance transmission of PAL, HD-SDI and cameralink video of claim 3, wherein:
the second multifunctional real-time video acquisition and display module comprises a second coding unit, a second external synchronizing signal input unit and a second FPGA main chip;
the second coding unit comprises a fourth coding chip set and a fifth coding chip set, wherein one end of the fourth coding chip set is connected with the second FPGA main chip, and the other end of the fourth coding chip set is connected with the far-end sending end of the optical transceiver module;
the input end of the second external synchronizing signal input unit is connected with the timing terminal, and the output end of the second external synchronizing signal input unit is connected with the second FPGA main chip and used for receiving 1Hz and 10MHz differential signals sent by the timing terminal;
the second external synchronizing signal input unit starts the received 1Hz and 10MHz difference signals sent by the time system terminal to a second FPGA main chip, the second FPGA main chip generates a plurality of continuous video images according to the camera mode in a circulating way, one path of continuous video images is converted in a real-time mode to generate video signals and send the video signals to a fourth coding chipset, and the fourth coding chipset codes the received video signals and sends the video signals to a far-end sending end; and the other path of the video signals is sent to a fifth coding chip set for real-time coding, and then video image signals are generated and sent to a first image storage module for storage.
5. The real-time display system for long-distance transmission of PAL, HD-SDI and cameralink video according to claim 4, wherein:
the first multifunctional real-time video acquisition and display module comprises a first decoding unit, a first coding unit, an external synchronization unit, a storage unit, a first FPGA main chip and a communication unit;
the storage unit comprises two storage chips connected with the first FPGA main chip, and the two storage chips form a ping-pong storage structure;
the external synchronization unit comprises a first external synchronization signal input unit and a synchronization generator, wherein the input end of the first external synchronization signal input unit is connected with the receiving terminal, the output end of the first external synchronization signal input unit is connected with the first FPGA main chip, the input end of the synchronization generator is connected with the first FPGA main chip, and the output end of the synchronization generator is connected with a serial port of the near-end receiving terminal;
the first decoding unit comprises at least one decoding chip of a PAL decoding chip, a high-definition video decoding chip and a Cameralink decoding chip, wherein the input end of the first decoding unit is respectively connected with the near-end receiving end, and the output end of the first decoding unit is respectively connected with the first FPGA main chip; the number of each decoding chip is at least one;
the first coding unit comprises a first coding chip set, an input end of which is connected with the first FPGA main chip, and an output end of which is connected with the multifunctional video tracker, a second coding chip set, an input end of which is connected with the first FPGA main chip, and an output end of which is connected with the display, and a third coding chip set, an input end of which is connected with the first FPGA main chip, and an output end of which is connected with the second image storage module;
the communication unit comprises a serial communication chip LTC2850, a serial communication chip MAX232 and a network port communication chip 88E1111, wherein one end of the serial communication chip LTC is connected with the first FPGA main chip, and the other end of the serial communication chip LTC is connected with the multifunctional video tracker;
the first external synchronous signal input unit sends a received 1Hz and 10MHz differential signal sent by a time system terminal to a synchronous generator through a first FPGA main chip, the synchronous generator processes the received differential signal to generate an LVDS differential signal and an RS485 level differential signal and sends the LVDS differential signal and the RS485 level differential signal to a serial port of a near-end receiving end, the serial port of the near-end receiving end sequentially passes through an optical fiber and a serial port of a far-end sending end and sends the LVDS differential signal to a video camera, the video camera receives the differential signal and sends the video signal to a first decoding unit in real time through the far-end sending end, the optical fiber and the near-end receiving end sequentially, the first decoding unit decodes the received video signal in real time, the video signal is stored and read in real time through a ping-pong cache mode through the first FPGA main chip, one path of the video signal is converted in real time and sent to a first encoding chip set and sent to a multifunctional video tracker, the multifunctional video tracker extracts information from the received video signal and sends the video signal to the first FPGA main chip through a network port communication chip 88E1111, the first FPGA main chip extracts the received information and sends the information to a second encoding chip in real time, the second video signal and displays the second encoding chip after the real-time system is converted in real-time; or the first FPGA main chip converts the received video signal in a real-time mode to generate a video image signal, performs real-time coding through the third coding chip set, and sends the video image signal to the second image storage module for storage.
6. The real-time display system for long-distance transmission of PAL, HD-SDI and cameralink video according to claim 5, wherein:
the multifunctional target tracker comprises a third FPGA main chip, a DSP chip TMS320C6455, a first power supply chip TPS65265 connected with the third FPGA main chip, a configuration chip EPCS128, a serial port chip SN65HVD77DR and two FPGA storage chips; a second power supply chip TPS65265 and a FLASH chip MT28EW128 which are connected with the DSP chip TMS320C 6455; the third FPGA main chip is connected with the DSP chip TMS320C6455 through an EMIF bus; the FLASH chip MT28EW128 and the DSP chip TMS320C6455 are in bidirectional communication, the configuration chip EPCS128, the serial port chip SN65HVD77DR and the two FPGA storage chips are in bidirectional communication with the third FPGA main chip, and the two FPGA storage chips form a ping-pong storage structure; the third FPGA main chip is connected with the first coding chip set, and the serial port chip SN65HVD77DR is connected with the serial port communication chip LTC2850, the serial port communication chip MAX232 and the network port communication chip 88E1111;
the video signal sent by the first coding chipset is stored in a ping-pong storage structure in real time in a ping-pong cache mode through a third FPGA main chip, the DSP chip TMS320C6455 reads and extracts information from the ping-pong storage structure in real time through an EMIF bus, and sends the extracted information to the first FPGA main chip through the EMIF bus, the third FPGA main chip and the network port communication chip 88E1111 in sequence.
7. The real-time display system for long-distance transmission of PAL, HD-SDI and cameralink video of claim 6, wherein:
the far-end sending end converts the received video signal into an optical fiber signal in real time, and the optical fiber signal is converted into the video signal at the near-end receiving end in real time through optical fiber transmission;
the optical transceiver module is at least one of a PAL system video optical transceiver, an HD-SDI video optical transceiver and a camera link video optical transceiver, and the number of each optical transceiver is at least one;
the near-end receiving end serial port of the PAL system video optical transceiver and the near-end receiving end serial port of the HD-SDI video optical transceiver receive differential synchronous signals with the level of RS485/RS422 and 50Hz generated by a time system terminal through a synchronous generator; a serial port of a near-end receiving end of the camera alink video optical transceiver receives a differential synchronous signal which is 25-400Hz and has the level of RS485/RS422 and is generated by a time system terminal through a synchronous generator.
8. A real-time display system for long-distance transmission of PAL, HD-SDI and cameralink video according to any one of claims 3 to 7, wherein:
the device also comprises an electro-optic theodolite;
the video camera is installed on the photoelectric theodolite;
the extracted information comprises miss distance, time, a target wave gate of the multifunctional video tracker, a cross wire, and azimuth angle values and pitch angle values of the photoelectric theodolite; the character superposition information comprises the miss distance, the time, the target wave gate of the multifunctional video tracker, the cross wire, the azimuth angle value and the pitch angle value of the photoelectric theodolite.
9. A measuring method for transmitting PAL, HD-SDI and camera link videos in long distance is characterized in that:
the real-time display system for long-distance transmission of PAL, HD-SDI and cameralink interface videos based on claim 1, further comprising a second multifunctional real-time video acquisition display module, a first image storage module and a second image storage module;
the signal receiving end of the second multifunctional real-time video acquisition and display module is used for receiving a differential synchronous signal sent by the receiving system terminal, the second multifunctional real-time video acquisition and display module is connected with the first image storage module and used for receiving a video image sent by the second multifunctional real-time video acquisition and display module, and the video output end of the second multifunctional real-time video acquisition and display module is connected with the far-end sending end of the optical transceiver module; the second image storage module is connected with the first multifunctional real-time video acquisition and display module and is used for receiving the video image sent by the first multifunctional real-time video acquisition and display module;
the method comprises the following steps:
step 1: at a far-end sending end of an optical transceiver module, a second multifunctional real-time video acquisition and display module circularly generates a plurality of continuous video images with gradually increased gray values in real time, at a sending start end of each video image, a serial time code of a differential synchronization signal sent by a time-sharing terminal is acquired, the serial time code is converted into N time characters, code values corresponding to the N time characters replace the first N image data of an L-th line in the video image data, the second multifunctional real-time video acquisition and display module generates an ASCII (American standard code for information interchange) differential signal or a video Field signal Field aligned with the rising edge of the second pulse differential signal by using a second pulse differential signal and a 10MHz clock differential signal sent by the time-sharing terminal, converts one path of the replaced image data into a video signal in real-time mode, sends the video signal to a first multifunctional real-time video acquisition and display module after sequentially passing through the far-end sending end, an optical fiber and a near-end receiving end, the first multifunctional real-time video acquisition and display module converts the received video signal into an FVAL, a line signal LVAL, 8-bit image data, stores the received by the ASCII in a serial time code corresponding to the second image data of the second line, and sends the serial time code corresponding to the second image data of the second line; the other real-time system is converted into a camera link system video image and then is sent to a first image storage module for storage in real time; wherein the gray scale value of the video image does not exceed 235,
step 2: determining if there is an image loss or delay
And comparing the images stored in the first image storage module and the second image storage module, judging whether the images are lost or delayed, if not, indicating that the real-time display system for remotely transmitting PAL, HD-SDI and camera link interface videos can realize real-time display and measurement, otherwise, not realizing the real-time display and measurement.
10. The method of claim 9, wherein the measuring method comprises the steps of:
the comparison method in the step 2 comprises the following steps:
the first image storage module and the second image storage module simultaneously store images for 30 minutes, each image with the same frame number is compared, in the two image data with the same frame number, the first N image data of the L-th line of each image are converted into millisecond values according to the reverse direction, comparison is carried out, if the image data are the same, no image loss and delay exist, and if the image data are different, the image loss and delay exist.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211478076.6A CN115811602A (en) | 2022-11-23 | 2022-11-23 | Real-time display system and measurement method for transmitting PAL, HD-SDI and camera link videos in long distance |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211478076.6A CN115811602A (en) | 2022-11-23 | 2022-11-23 | Real-time display system and measurement method for transmitting PAL, HD-SDI and camera link videos in long distance |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN115811602A true CN115811602A (en) | 2023-03-17 |
Family
ID=85484101
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202211478076.6A Pending CN115811602A (en) | 2022-11-23 | 2022-11-23 | Real-time display system and measurement method for transmitting PAL, HD-SDI and camera link videos in long distance |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN115811602A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116990203A (en) * | 2023-09-26 | 2023-11-03 | 天宇利水信息技术成都有限公司 | Water and sand flux synchronous on-line monitoring method and system based on sound and light signal fusion |
-
2022
- 2022-11-23 CN CN202211478076.6A patent/CN115811602A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116990203A (en) * | 2023-09-26 | 2023-11-03 | 天宇利水信息技术成都有限公司 | Water and sand flux synchronous on-line monitoring method and system based on sound and light signal fusion |
| CN116990203B (en) * | 2023-09-26 | 2023-12-15 | 天宇利水信息技术成都有限公司 | Water and sand flux synchronous on-line monitoring method and system based on sound and light signal fusion |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101662671B (en) | Method based on FPGA for transmitting images of multiple digital cameras | |
| CN115811602A (en) | Real-time display system and measurement method for transmitting PAL, HD-SDI and camera link videos in long distance | |
| CN102014277B (en) | Video monitoring system, video monitoring method and spherical camera | |
| CN205123883U (en) | Shortwave infrared imaging system based on inGaAs detector | |
| CN201199315Y (en) | Multi-eye camera | |
| CN107659784B (en) | CameraLink image processing apparatus and Electric-Optic Turret | |
| CN202393715U (en) | Automatic detecting device for grey cloth defect spot | |
| CN103024299B (en) | Gazing type numeral TDI short-wave infrared low-light level imaging instrument and formation method | |
| CN103750850A (en) | Automatic synchronizing method and device of optical signal detector | |
| CN201349262Y (en) | Multi-eye camera | |
| CN101778219A (en) | Device and method for ensuring synchronous working of plurality of camera heads | |
| CN104660989A (en) | Optical fiber-to-full configuration type Camera link real-time image optical transceiver based on FPGA (Field Programmable Gate Array) | |
| CN101500155A (en) | High frame rate CCD image remote real-time collecting method and system | |
| CN204836400U (en) | Embedded multi -functional video interface module | |
| CN104243858B (en) | A kind of circuit system of optical sensor | |
| CN105187765A (en) | Embedded multifunctional video interface module | |
| CN101127829A (en) | Multi-scenario shooting device | |
| CN103974018A (en) | Method for converting Camera Link into SD/HD-SDI on basis of FPGA | |
| CN204231575U (en) | A kind of device detecting MIPI video signal quality | |
| CN211656276U (en) | High-penetrability imaging device with target tracking function | |
| CN216217205U (en) | Ultra-high-definition video real-time source code output camera device | |
| CN102523389A (en) | Two-path video fusing processing device based on SOPC (system on programmable chip) and fusing method thereof | |
| CN213244192U (en) | Optical transmission equipment based on FPGA and HDMI1.4 standard interface | |
| CN114650352A (en) | Image tracking and collecting device and image tracking and collecting system applied to CPCI computer | |
| CN107485840A (en) | A kind of ten thousand frame high-speed camera electric chronographs and its method of work |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |