CN115731848A - Driving device and display device - Google Patents

Driving device and display device Download PDF

Info

Publication number
CN115731848A
CN115731848A CN202211426049.4A CN202211426049A CN115731848A CN 115731848 A CN115731848 A CN 115731848A CN 202211426049 A CN202211426049 A CN 202211426049A CN 115731848 A CN115731848 A CN 115731848A
Authority
CN
China
Prior art keywords
power supply
signal
module
level
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202211426049.4A
Other languages
Chinese (zh)
Inventor
王玉青
唐韬
贾琼
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kunshan Govisionox Optoelectronics Co Ltd
Original Assignee
Kunshan Govisionox Optoelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kunshan Govisionox Optoelectronics Co Ltd filed Critical Kunshan Govisionox Optoelectronics Co Ltd
Priority to CN202211426049.4A priority Critical patent/CN115731848A/en
Publication of CN115731848A publication Critical patent/CN115731848A/en
Pending legal-status Critical Current

Links

Images

Abstract

The embodiment of the invention discloses a driving device and a display device. The drive device includes: the device comprises a time sequence control module, a level conversion module and a power supply module. The time sequence control module is used for generating a first control signal when the first power supply end is connected with the voltage signal so as to control the power supply module; the level conversion module is used for carrying out level conversion on the first control signal according to the signal of the second power supply end to obtain a second control signal; the power supply module is used for supplying driving power supply voltage to the display module according to the second control signal. The technical scheme of the embodiment of the invention is beneficial to relieving the problems of display abnormity, scalding of the driving chip and the like caused by uncontrollable power supply voltage supply of the display device so as to avoid potential safety hazard.

Description

Driving device and display device
Technical Field
The embodiment of the invention relates to the technical field of display, in particular to a driving device and a display device.
Background
With the continuous development of display technology, people have higher and higher requirements for the performance of display devices. At present, a display module is generally included in an existing display device, and the display module includes a plurality of pixel circuits and light emitting devices, and the display device is capable of supplying a power supply voltage to the pixel circuits so as to drive the light emitting devices to emit light through the pixel circuits, so that the display module achieves a display function. However, the conventional display device has the problem that the supply of the power supply voltage is uncontrollable, which causes display abnormality, a burning of the driving chip and the like, and has certain potential safety hazard.
Disclosure of Invention
The embodiment of the invention provides a driving device and a display device, which are used for relieving the problems of abnormal display of the display device, hair scald of a driving chip and the like.
In a first aspect, an embodiment of the present invention provides a driving apparatus for driving a display module to operate, where the driving apparatus includes: the power supply device comprises a time sequence control module, a level conversion module and a power supply module;
the time sequence control module is connected with a first power supply end and used for generating a first control signal when the first power supply end is connected with a voltage signal so as to control the power supply module;
the level conversion module is connected with a second power supply end, the time sequence control module and the power supply module and is used for carrying out level conversion on the first control signal according to a signal of the second power supply end to obtain a second control signal;
the power supply module is connected with the display module and used for supplying driving power supply voltage to the display module according to the second control signal.
Optionally, the driving apparatus further includes a logic operation module, the logic operation module is connected to the timing control module, the level conversion module and the power supply module, and the level conversion module is connected to the power supply module through the logic operation module;
the logic operation module is configured to perform logic operation on the first control signal and the second control signal to obtain a power control signal, and the power supply module is specifically configured to supply the driving power supply voltage to the display module according to the power control signal;
preferably, the logic operation module is specifically configured to output a first level signal as the power control signal when the first control signal and the second control signal are both first level signals, and output a second level signal as the power control signal when at least one of the first control signal and the second control signal is a second level signal;
the power supply module is specifically configured to supply the driving power voltage to the display module when the power control signal is the first level signal, and stop supplying the driving power voltage when the power control signal is the second level signal;
preferably, the timing control module includes a timing controller.
Optionally, the logic operation module includes a first and gate circuit;
the first input end of the first AND gate circuit is connected with the level conversion module, the second input end of the first AND gate circuit is connected with the time sequence control module, the output end of the first AND gate circuit is connected with the power supply module, and the first AND gate circuit is used for performing logic AND operation on the first control signal and the second control signal to obtain the power control signal.
Optionally, the logic operation module includes a first and gate circuit and a second and gate circuit;
a first input end of the first and-gate circuit is connected with the level conversion module, a second input end of the first and-gate circuit is connected with the timing control module, an output end of the first and-gate circuit is connected with a first input end of the second and-gate circuit, and the first and-gate circuit is used for performing logical and operation on the first control signal and the second control signal to obtain a third control signal;
a second input end of the second and-gate circuit is connected with a reset signal end, an output end of the second and-gate circuit is connected with the power supply module, and the second and-gate circuit is used for performing logical and operation on the third control signal and a signal of the reset signal end to obtain the power control signal;
preferably, the signal of the reset signal terminal includes a first level signal and a second level signal, within a set time period after the driving device is powered on, the signal of the reset signal terminal is the second level signal, and after the set time period after the driving device is powered on, the signal of the reset signal terminal is the first level signal.
Optionally, the signal of the second power supply terminal is kept at the second power supply voltage in the process of recovering the driving apparatus from the power-off state to the power-on state.
Optionally, the level shift module includes a first inverting unit, a second inverting unit, and a level shift unit;
the power supply end of the first inverting unit is connected with the first power supply end, the input end of the first inverting unit is connected with the timing sequence control module, the output end of the first inverting unit is connected with the input end of the second inverting unit and the first control end of the level converting unit, and the first inverting unit is used for inverting the first control signal;
the power supply end of the second inverting unit is connected with the first power supply end, the input end of the second inverting unit is connected with the output end of the first inverting unit, the output end of the second inverting unit is connected with the second control end of the level converting unit, and the second inverting unit is used for inverting the output signal of the first inverting unit;
the power supply end of the level conversion unit is connected with the second power supply end, the output end of the level conversion unit is connected with the power supply module, and the level conversion unit is used for responding to signals of the first control end and the second control end of the level conversion unit and performing level conversion on the signal of the second control end of the level conversion unit according to the signal of the power supply end of the level conversion unit to obtain and output the second control signal.
Optionally, the level shift module includes a first inverting unit and a level shift unit;
the power supply end of the first inverting unit is connected with the first power supply end, the input end of the first inverting unit and the second control end of the level conversion unit are connected with the sequential control module, the output end of the first inverting unit is connected with the first control end of the level conversion unit, and the first inverting unit is used for inverting and outputting the first control signal;
the power supply end of the level conversion unit is connected with the second power supply end, the output end of the level conversion unit is connected with the power supply module, and the level conversion unit is used for responding to signals of the first control end and the second control end of the level conversion unit and performing level conversion on the signal of the second control end of the level conversion unit according to the signal of the power supply end of the level conversion unit to obtain and output the second control signal.
Optionally, the level shift unit includes a first switch, a second switch, a third switch and a fourth switch;
a first end of the first switch and a first end of the second switch are both used as power supply ends of the level conversion unit and connected to the second power supply end, a first end of the third switch and a first end of the fourth switch are grounded, a second end of the first switch is connected to a second end of the third switch, a second end of the second switch is connected to a second end of the fourth switch, a control end of the first switch is connected to a second end of the fourth switch, a control end of the second switch is connected to a second end of the third switch, a second end of the second switch is used as an output end of the level conversion unit and connected to the power supply module, a control end of the third switch is used as a second control end of the level conversion unit, and a control end of the fourth switch is used as a first control end of the level conversion unit;
the first switch and the second switch are controlled to be conducted by the same level signal, the third switch and the fourth switch are controlled to be conducted by the same level signal, and the level signal for controlling the first switch and the second switch to be conducted is opposite to the level signal for controlling the third switch and the fourth switch to be conducted.
Optionally, the first switch comprises a first transistor, the second switch comprises a second transistor, the third switch comprises a third transistor, and the fourth switch comprises a fourth transistor;
a first pole of the first transistor and a first pole of the second transistor are both connected to the second power supply power terminal as power terminals of the level shift unit, a first pole of the third transistor and a first pole of the fourth transistor are grounded, a second pole of the first transistor is connected to a second pole of the third transistor, a second pole of the second transistor is connected to a second pole of the fourth transistor, a gate of the first transistor is connected to a second pole of the fourth transistor, a gate of the second transistor is connected to a second pole of the third transistor, a second pole of the second transistor is connected to the power supply module as an output terminal of the level shift unit, a gate of the third transistor is used as a second control terminal of the level shift unit, and a gate of the fourth transistor is used as a first control terminal of the level shift unit;
the first transistor and the second transistor have the same channel type, the third transistor and the fourth transistor have the same channel type, and the first transistor and the second transistor have channel types different from the third transistor and the fourth transistor.
In a second aspect, an embodiment of the present invention provides a display device, which includes a display module and the driving device according to the first aspect.
When a first power supply end is connected with a voltage signal, the level of a first control signal output by the timing control module is controlled through the timing control module to control the working state of the power supply module, the level of the first control signal is converted through the level conversion module according to the voltage level of a signal at a second power supply end, so that the voltage level of the second control signal obtained after conversion corresponds to the voltage level of a signal which can be received by the power supply module, and the power supply module is controlled to supply the first driving power supply voltage and the second driving power supply voltage to a pixel circuit in the display module according to the level of the second control signal, so that the power supply module is controllable, and the problems of display abnormity, burning of a driving chip and the like caused by uncontrollable power supply voltage supply of the display device are facilitated to be relieved, and potential safety hazards are avoided.
It should be understood that the statements in this section do not necessarily identify key or critical features of the embodiments of the present invention, nor do they necessarily limit the scope of the invention. Other features of the present invention will become apparent from the following description.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the drawings needed to be used in the description of the embodiments will be briefly introduced below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts.
Fig. 1 is a schematic structural diagram of a display device in the related art;
FIG. 2 is a schematic diagram of a pixel circuit applied to a display device;
fig. 3 is a schematic structural diagram of a driving device according to an embodiment of the present invention;
FIG. 4 is a schematic structural diagram of another driving device provided in the embodiment of the present invention;
fig. 5 is a schematic structural diagram of a display device according to an embodiment of the present invention;
FIG. 6 is a schematic structural diagram of another driving device provided in the embodiment of the present invention;
FIG. 7 is a schematic structural diagram of another driving device provided in the embodiment of the present invention;
FIG. 8 is a schematic structural diagram of another driving device provided in the embodiment of the present invention;
FIG. 9 is a schematic structural diagram of another driving device provided in the embodiment of the present invention;
fig. 10 is a schematic structural diagram of a level shift module according to an embodiment of the present invention;
FIG. 11 is a schematic structural diagram of another driving device provided in the embodiment of the present invention;
FIG. 12 is a schematic diagram of a driving timing sequence of a driving apparatus according to an embodiment of the present invention;
fig. 13 is a schematic structural diagram of another driving device according to an embodiment of the present invention.
Detailed Description
In order to make those skilled in the art better understand the technical solutions of the present invention, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
It should be noted that the terms "first," "second," and the like in the description and claims of the present invention and in the drawings described above are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It is to be understood that the data so used is interchangeable under appropriate circumstances such that the embodiments of the invention described herein are capable of operation in sequences other than those illustrated or described herein. Furthermore, the terms "comprises," "comprising," and "having," and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, system, article, or apparatus that comprises a list of steps or elements is not necessarily limited to those steps or elements expressly listed, but may include other steps or elements not expressly listed or inherent to such process, method, article, or apparatus.
As described in the background art, the conventional display device has the problem that the supply of the power supply voltage is uncontrollable, which causes display abnormality, a burning of the driving chip, and the like, and has certain potential safety hazard. The inventors found that the above problems occur due to the following reasons:
fig. 1 is a schematic structural diagram of a display device in the related art; fig. 2 is a schematic structural diagram of a pixel circuit applied to a display device. Exemplarily, in conjunction with fig. 1 and 2, the display device includes a display panel 101, a driving chip 102, and a power supply chip 103. The display panel 101 includes a plurality of pixel circuits PX, each of the pixel circuits PX includes a thin film transistor including a driving transistor M1 and a switching transistor M2, a storage capacitor Cst, and a light emitting device D1, the switching transistor M2 is configured to write a Data voltage Data to the driving transistor M1, so that the driving transistor M1 generates a driving current according to the Data voltage Data, and the light emitting device D1 is driven to emit light with a corresponding luminance, so that the display panel 101 realizes a display function. The driving chip 102 may supply the Data voltage Data to each pixel circuit PX in the display panel 101 and control the power supply chip 103 to supply the power supply voltage to the display panel 101, for example, to supply the first power supply voltage ELVDD and the second power supply voltage ELVSS to the pixel circuits PX in the display panel 101, so that the pixel circuits PX can drive the light emitting devices D1 to emit light.
In an Always On Display (AOD) mode or the like, the power supply chip 103 normally supplies the first power supply voltage ELVDD and the second power supply voltage ELVSS to the Display panel 101, and the driving chip 102 supplies the first power supply voltage ELVDD and the second power supply voltage ELVSS to the Display panel 101. However, the driving chip 102 cannot normally control the power chip 103, so that the power chip 103 still starts to output the first power voltage ELVDD and the second power voltage ELVSS in the breath screen mode, and when the driving chip 102 does not provide the Data voltage Data to the pixel circuits PX in the display panel 101, the Data voltage Data accessed by each pixel circuit PX is 0V or floating, so that each light emitting device D1 in the display panel emits light at the same time, and an abnormal display phenomenon occurs, and an abnormal phenomenon of a green screen may occur because the light emitting efficiency of the green light emitting device D1 is higher. In addition, because the signal terminal A1 of the power chip 103 outputting the first power voltage ELVDD is connected to the signal terminal B1 of the driver chip 102 outputting the first power voltage ELVDD, and the signal terminal A2 of the power chip 103 outputting the second power voltage ELVSS is connected to the signal terminal B2 of the driver chip 102 outputting the second power voltage ELVSS, the power chip 103 sinks current back to the driver chip 102, which causes the driver chip 102 to scald, and the display device as a whole exhibits the abnormal phenomena of green screen and scald.
In view of the foregoing problems, embodiments of the present invention provide a driving apparatus, which is suitable for driving a display module to operate. Fig. 3 is a schematic structural diagram of a driving device according to an embodiment of the present invention. Referring to fig. 3, the driving apparatus includes: a timing control module 10, a level conversion module 20 and a power supply module 40.
The timing control module 10 is connected to the first power supply terminal DVDD, and configured to generate a first control signal Swire1 when the first power supply terminal DVDD is connected to a voltage signal, so as to control the power supply module 40. The level shift module 20 is connected to the second power supply terminal VDDI, the timing control module 10 and the power supply module 40, and is configured to perform level shift on the first control signal Swire1 according to a signal of the second power supply terminal VDDI to obtain a second control signal Swire2. The power supply module 40 is connected to the display module 100, and is configured to supply a driving power voltage to the display module 100 according to the second control signal Swire2, specifically, to supply a first driving power voltage and a second driving power voltage to the pixel circuits in the display module 100.
According to the technical scheme of the embodiment of the invention, when the first power supply terminal DVDD is connected to a voltage signal, the level of the first control signal Swire1 output by the timing control module 10 is controlled by the timing control module 10 to control the working state of the power supply module 40, and the level of the first control signal Swire1 is converted by the level conversion module 40 according to the voltage level of the signal of the second power supply terminal VDDI, so that the voltage level of the second control signal Swire2 obtained after conversion corresponds to the voltage level of the signal which can be received by the power supply module 40, and thus the power supply module 40 is controlled according to the level of the second control signal Swire2 to control whether the power supply module 40 supplies the first driving power supply voltage and the second driving power supply voltage to the pixel circuit in the display module, so that the power supply module 40 is controllable, which is helpful for alleviating the problems of display abnormality, such as scalding of the driving chip and the like caused by uncontrollable power supply voltage supply of the display device, and thus avoiding potential safety hazards.
FIG. 4 is a schematic structural diagram of another driving device provided in the embodiment of the present invention; fig. 5 is a schematic structural diagram of a display device according to an embodiment of the present invention. With reference to fig. 4 and 5, on the basis of the above embodiments, optionally, the driving apparatus further includes a logic operation module 30. The logic operation module 30 is connected to the timing control module 10, the level conversion module 20 and the power supply module 40, the level conversion module 20 is connected to the power supply module 40 through the logic operation module 30, the logic operation module 30 is configured to perform a logic operation on the first control signal Swire1 and the second control signal Swire2 to obtain the power control signal Swire, and the power supply module 40 is specifically configured to supply a driving power voltage to the display module 100 according to the power control signal Swire, and specifically may supply the first driving power voltage and the second driving power voltage to a pixel circuit in the display module 100. Specifically, the Display device includes a Display module 100, a Display Driver Integrated Circuit (DDIC), a power chip, and the like, and the driving device in the embodiment of the present invention may be a combination of the Display Driver chip and the power chip, for example, the timing control module 10, the level conversion module 20, and the logic operation module 30 may be disposed in the Display Driver chip, and the power supply module 40 may constitute the power chip, and in other embodiments, the driving device may also be a Display Driver chip, that is, the timing control module 10, the level conversion module 20, the logic operation module 30, and the power supply module 40 may all be disposed in the Display Driver chip.
With reference to fig. 2, 4 and 5, the display module 100 may include a plurality of scan lines GL extending in a row direction, a plurality of data lines DL extending in a column direction and crossing the scan lines GL, and the crossings of the scan lines GL and the data lines DL may define a plurality of pixel regions on the display module 100, each of the pixel regions may have a pixel circuit PX disposed therein, and the plurality of pixel circuits PX may be arrayed in the display module 100. When a Scan signal (e.g., scan signal Scan 2) in the form of a pulse signal is input to the Scan line GL, a switching transistor (e.g., switching transistor M2) in the pixel circuit PX connected to the Scan line GL is turned on, and the pixel circuit PX can receive a Data voltage (e.g., data voltage Data) transmitted by the Data line DL, and the pixel circuit PX can drive the light-emitting device D1 to emit light at a corresponding luminance according to the Data voltage.
The driving apparatus may further include a data driving module 50 and a gate driving module 60, the data driving module 50 is connected to the pixel circuits PX through the data lines DL, the gate driving module 60 is connected to the pixel circuits PX through the scan lines GL, the timing control module 10 may control the data driving module 50 and the gate driving module 60 according to the received image signals, so that the gate driving module 60 transmits scan signals to the pixel circuits PX of each row, and the data driving module 50 transmits data voltages to the pixel circuits PX of each row, so that the pixel circuits PX of the display module 100 drive the light-emitting devices D1 to emit light row by row, and the display module 100 achieves a display function.
The first power supply terminal DVDD connected to the timing control module 10 and the second power supply terminal VDDI connected to the level conversion module 20 are both used for accessing a voltage signal, and voltage values of the voltage signals accessed by the first power supply terminal DVDD and the second power supply terminal VDDI are different, and a voltage value of the voltage signal accessed by the second power supply terminal VDDI may be greater than a voltage value of the voltage signal accessed by the first power supply terminal DVDD or may be smaller than a voltage value of the voltage signal accessed by the first power supply terminal DVDD.
When the first power supply terminal DVDD receives the voltage signal, the timing control module 10 controls the power supply module 40 by controlling the level of the first control signal Swire1 output therefrom. The level shift module 20 may shift the voltage level of the first control signal Swire1 according to the voltage level of the signal of the second power supply terminal VDDI such that the shifted voltage level of the second control signal Swire2 corresponds to the voltage level of the signal receivable by the power supply module 40. The logic operation module 30 obtains the power control signal Swire by performing a logic operation on the first control signal Swire1 and the second control signal Swire2 to commonly control the level of the power control signal Swire according to the levels of the first control signal Swire1 and the second control signal Swire2, thereby controlling whether the power supply module 40 supplies the first driving power voltage and the second driving power voltage to the pixel circuit PX in the display module 100. The first driving power voltage supplied by the power supply module 40 is greater than the second driving power voltage, the first driving power voltage is positive voltage, and the second driving power voltage is negative voltage or 0V, for example, the first driving power voltage may be a first power voltage ELVDD shown in fig. 2, and the second driving power voltage may be a second power voltage ELVSS, when the power supply module 40 supplies the first power voltage ELVDD and the second power voltage ELVSS to the pixel circuit PX, and a discharge path is formed between a signal terminal of the pixel circuit PX connected to the first power voltage ELVDD and a signal terminal of the second power voltage ELVSS, the driving transistor M1 generates a driving current to drive the light emitting device D1 to emit light.
Optionally, the logic operation module 30 is specifically configured to output the first level signal as the power supply control signal Swire when both the first control signal Swire1 and the second control signal Swire2 are the first level signal, and output the second level signal as the power supply control signal Swire when at least one of the first control signal Swire1 and the second control signal Swire2 is the second level signal. The power supply module 40 is specifically configured to supply the driving power supply voltage to the display module 100 (for example, supply the first driving power supply voltage and the second driving power supply voltage to the pixel circuit in the display module 100) when the power control signal Swire is the first level signal, and stop supplying the driving power supply voltage (for example, stop supplying the first driving power supply voltage and the second driving power supply voltage to the pixel circuit in the display module 100) when the power control signal Swire is the second level signal. One of the first level signal and the second level signal is a high level signal, and the other is a low level signal.
With reference to fig. 2, 4 and 5, the operation principle of the driving apparatus will be described with reference to an example in which the voltage value of the signal connected to the first power supply terminal DVDD is 1.2V, the voltage value of the signal connected to the second power supply terminal VDDI is 1.8V, the first level signal is a high level signal, the second level signal is a low level signal, the first driving power supply voltage is the first power supply voltage ELVDD, and the second driving power supply voltage is the second power supply voltage ELVSS. Accordingly, the voltage signal of 1.2V or more may be a high level signal, and the voltage signal of 0V or less may be a low level signal.
Illustratively, the first power supply terminal DVDD receives a 1.2V voltage signal when the display device is in a normal state. If it is required to control the power supply module 40 to supply the first power voltage ELVDD and the second power voltage ELVSS to the display module 100, the first control signal Swire1 of 1.2V may be output through the timing control module 10, and the first control signal Swire1 is a high level signal. The second power supply terminal VDDI is connected to a 1.8V voltage signal, and the level shift module 20 performs level shift on the first control signal Swire1 according to the voltage value of the signal connected to the second power supply terminal VDDI, so as to output a 1.8V second control signal Swire2, where the second control signal Swire2 is a high level signal. The first control signal Swire1 and the second control signal Swire2 accessed by the logic operation module 30 are both high-level signals, and therefore output high-level signals as the power control signal Swire to control the power supply module 40 to supply the first power voltage ELVDD and the second power voltage ELVSS to the display module 100.
If it is necessary to control the power supply module 40 to stop supplying the first power voltage ELVDD and the second power voltage ELVSS, the first control signal Swire1 of 0V may be output by the timing control module 10, and the first control signal Swire1 is a low level signal. When the first control signal Swire1 received by the level shift module 20 is 0V, the second control signal Swire2 output by the level shift module 20 is also 0V, and the second control signal Swire2 is a low level signal. The first control signal Swire1 and the second control signal Swire2 accessed by the logic operation module 30 are both low-level signals, and therefore, the low-level signals are output as the power control signal Swire to control the power supply module 40 to stop supplying the first power voltage ELVDD and the second power voltage ELVSS.
When the display device is in an abnormal state such as a complete machine crash, the signal of the first power supply terminal DVDD cannot be normally provided, that is, the voltage value of the signal accessed by the first power supply terminal DVDD is 0V, so that the timing control module 10 cannot normally output the first control signal Swire1, and the second control signal Swire2 output by the level conversion module 20 is uncontrollable, and the second control signal Swire2 may be a high-level signal or a low-level signal. However, since the voltage value of the first control signal Swire1 accessed by the logic operation module 30 is 0V, that is, the first control signal Swire1 is equivalent to a low level signal, when any one of the first control signal Swire1 and the second control signal Swire2 is a low level signal, the logic operation module 30 outputs a low level signal as the power control signal Swire to control the power supply module 40 to stop supplying the first driving power voltage and the second driving power voltage, so as to avoid that the power supply module 40 erroneously outputs the first power voltage ELVDD and the second power voltage ELVSS in a case that the second control signal Swire2 output by the level conversion module 20 is uncontrollable.
As can be seen from the above analysis, when the display device is in the rest mode, a low level signal is generally required to be output to the power supply module 40 as the power control signal Swire to control the power supply module 40 to stop supplying the first power voltage ELVDD and the second power voltage ELVSS, and at this time, the first power voltage ELVDD and the second power voltage ELVSS may be supplied to the display module 100 through the display driving chip. If the display device is in an abnormal state such as a complete machine halt, the signal of the first power supply terminal DVDD cannot be normally provided, and the power supply module 40 may erroneously output the first power supply voltage ELVDD and the second power supply voltage ELVSS, so that the display device may be in an abnormal state such as a green screen and a hot screen.
According to the technical scheme of the embodiment of the invention, the logic operation module is used for carrying out logic operation on the first control signal output by the time sequence control module and the second control signal output by the level conversion module to obtain the power supply control signal, so that the power supply control signal is controlled together according to the first control signal and the second control signal, and the power supply module is controlled to supply the first driving power supply voltage and the second driving power supply voltage to the pixel circuit in the display panel through the power supply control signal. Abnormal states such as complete machine crash appear at display device, the unable normal provision of signal that leads to the first power supply power end that sequential control module connects, thereby under the uncontrollable condition of second control signal that leads to level transition module output, this scheme controls power supply control signal according to first control signal and second control signal jointly through the logical operation module, help avoiding power supply module mistake output first drive supply voltage and second drive supply voltage, thereby avoid display device to appear green screen etc. and show unusually and send out the problem of scalding, in order to clear up latent potential safety hazard. Moreover, the scheme is beneficial to reducing the standby power consumption of the display device by relieving the problems of abnormal display and scalding caused by a green screen and the like, so that the standby time is prolonged, and the user experience is improved.
Fig. 6 is a schematic structural diagram of another driving device according to an embodiment of the present invention. In conjunction with fig. 5 and 6, the Timing control module 10 optionally includes a Timing Controller (Tcon) 110. When the first power supply terminal DVDD receives the voltage signal, the timing control module 10 can normally operate to control the data driving module 50 and the gate driving module 60 to operate according to the received image signal, and control the power supply module 40 to supply the first driving power voltage and the second driving power voltage to the pixel circuit PX in the display module 100, so that the display module 100 can implement the display function. When the first power supply terminal DVDD cannot normally access the voltage signal, the timing control module 10 cannot work.
Referring to fig. 6, further, in an embodiment of the present invention, the logic operation module 30 may include a first and circuit 310. The first input terminal of the first and-gate circuit 310 is connected to the level shift module 20, the second input terminal of the first and-gate circuit 310 is connected to the timing control module 10, the output terminal of the first and-gate circuit 310 is connected to the power supply module 40, and the first and-gate circuit 310 is configured to perform a logical and operation on the first control signal Swire1 and the second control signal Swire2 to obtain the power control signal Swire.
The first and circuit 310 can be implemented in various ways, including but not limited to CMOS logic, NMOS logic, PMOS logic, diode implementation, and the like. The first and circuit 310 logically and-operates the first control signal Swire1 output by the timing control module 10 and the second control signal Swire2 output by the level shift module 20 to output a high-level signal as the power control signal Swire to control the first driving power voltage and the second driving power voltage supplied to the display module by the power supply module 40 when both the first control signal Swire1 and the second control signal Swire2 are high-level signals, and to output a low-level signal as the power control signal Swire to control the first driving power voltage and the second driving power voltage that the power supply module 40 stops supplying when any one of the first control signal Swire1 and the second control signal Swire2 is a low-level signal. Under the condition that the signal of the first power supply terminal DVDD cannot be normally provided due to abnormal states such as a complete machine halt of the display device, and the timing control module 10 cannot normally output the first control signal Swire1, and the second control signal Swire2 output by the level conversion module 20 is uncontrollable, the first and circuit 310 performs logic and operation on the first control signal Swire1 and the second control signal Swire2 to obtain the power control signal Swire in the embodiment of the application, which is helpful for avoiding the power supply module 40 from mistakenly outputting the first driving power voltage and the second driving power voltage, thereby avoiding the display device from displaying abnormal states such as a green screen and scalding.
Fig. 7 is a schematic structural diagram of another driving device according to an embodiment of the present invention. Referring to fig. 7, in another embodiment of the present invention, the logic operation module 30 may include a first and circuit 310 and a second and circuit 320. The first input terminal of the first and-gate circuit 310 is connected to the level shift module 20, the second input terminal of the first and-gate circuit 310 is connected to the timing control module 10, the output terminal of the first and-gate circuit 310 is connected to the first input terminal of the second and-gate circuit 320, and the first and-gate circuit 310 is configured to perform a logical and operation on the first control signal Swire1 and the second control signal Swire2 to obtain the third control signal Swire3. The second input terminal of the second and circuit 320 is connected to the reset signal terminal RE, the output terminal of the second and circuit 320 is connected to the power supply module 40, and the second and circuit 320 is configured to perform a logical and operation on the third control signal and the signal of the reset signal terminal RE to obtain the power control signal Swire. The first and circuit 310 and the second and circuit 320 may be implemented in various ways, including but not limited to CMOS logic, NMOS logic, PMOS logic, diode implementation, and the like.
Optionally, the signal of the reset signal terminal RE includes a first level signal and a second level signal, within a set time period after the driving apparatus is powered on, the signal of the reset signal terminal RE is the second level signal, and after the set time period after the driving apparatus is powered on until the driving apparatus is powered off, the signal of the reset signal terminal RE is the first level signal. Wherein, the specific numerical value of the set duration can be set according to the requirement.
Optionally, the logic operation module 30 further includes a buffer register unit 330, the buffer register unit 330 is connected between the output end of the second and circuit 320 and the power supply module 40, and the buffer register unit 330 is configured to store and output the power control signal Swire, for example, the power control signal Swire output by the second and circuit 320 is output to the power supply module 40 after being temporarily stored. The buffer unit 330 may specifically include a buffer (buffer) or a buffer register.
Fig. 7 shows a case where the buffer register unit 330 is connected between the output terminal of the second and circuit 320 and the power supply module 40, and in other embodiments, for example, in the driving apparatus shown in fig. 6, the buffer register unit 330 may also be arranged to be connected between the output terminal of the first and circuit 310 and the power supply module 40.
In some other embodiments, the driving apparatus further includes a buffer register module, in the driving apparatus shown in fig. 4, the buffer register module is connected between the output terminal of the logic operation module 30 and the power supply module 40, and in the driving apparatus shown in fig. 3, the buffer register module is connected between the output terminal of the level shift module 20 and the power supply module 40.
Illustratively, in a case where the first level signal is a high level signal and the second level signal is a low level signal, when both the first control signal Swire1 and the second control signal Swire2 are high level signals, the third control signal Swire3 output by the first and circuit 310 is a high level signal, and when either one of the first control signal Swire1 and the second control signal Swire2 is a low level signal, the third control signal Swire3 output by the first and circuit 310 is a low level signal. When the third control signal Swire3 and the signal of the reset signal terminal RE are both high level signals, the power supply control signal Swire output by the second and circuit 320 is a high level signal; when any one of the third control signal Swire3 and the signal of the reset signal terminal RE is a low-level signal, the power supply control signal Swire output from the second and circuit 320 is a low-level signal. When the power control signal Swire is a high level signal, the power supply module 40 supplies the first driving power voltage and the second driving power voltage to the display module; when the power control signal Swire is a low level signal, the power supply module 40 stops supplying the first driving power voltage and the second driving power voltage.
In the technical scheme of this embodiment, by setting the first and gate circuit 310, when the display device is in an abnormal state such as a complete machine halt, the signal of the first power supply terminal DVDD cannot be normally provided, and further the timing control module 10 cannot normally output the first control signal Swire1, and under the condition that the second control signal Swire2 output by the level shift module 20 is uncontrollable, the first and gate circuit 310 may perform a logical and operation on the first control signal Swire1 and the second control signal Swire2 to obtain the power supply control signal Swire, which is helpful for avoiding the power supply module 40 from erroneously outputting the first driving power voltage and the second driving power voltage, so as to avoid the display device from displaying abnormal and burning problems such as a green screen. Within the set time period after the driving apparatus is powered on, if the signal of the first power supply terminal DVDD is not normally provided yet, the situation that the timing control module 10 cannot normally output the first control signal Swire1 and the second control signal Swire2 output by the level conversion module 20 is uncontrollable also may be caused, in the scheme of this embodiment, by setting the second and circuit 320 and providing a low level signal to the reset signal terminal RE within the set time period after the driving apparatus is powered on, it is possible to make the power supply control signal Swire be a low level signal within the set time period after the driving apparatus is powered on, so as to further avoid the power supply module 40 from mistakenly outputting the first driving power voltage and the second driving power voltage, thereby avoiding the problem that the display apparatus is abnormal in green screen and the like and is scalded. After a set period of time after the driving apparatus is powered on until the driving apparatus is powered off, by providing a high level signal to the reset signal terminal RE, the level of the power control signal Swire can be determined by the levels of the first control signal Swire1 and the second control signal Swire2, thereby controlling whether the power supply module 40 supplies the first driving power voltage and the second driving power voltage to the display panel.
Fig. 8 is a schematic structural diagram of another driving device according to an embodiment of the present invention. Referring to fig. 8, in one embodiment, the level shift module 20 may be configured to include a first inverting unit 210, a second inverting unit 220, and a level shift unit 230. The power supply terminal of the first inverting unit 210 is connected to the first power supply terminal DVDD, the input terminal of the first inverting unit 210 is connected to the timing control module 10, the output terminal of the first inverting unit 210 is connected to the input terminal of the second inverting unit 220 and the first control terminal INB of the level shifting unit 230, and the first inverting unit 210 is configured to invert the first control signal Swire 1. The power supply terminal of the second inverting unit 220 is connected to the first power supply terminal DVDD, the input terminal of the second inverting unit 220 is connected to the output terminal of the first inverting unit 210, the output terminal of the second inverting unit 220 is connected to the second control terminal IN of the level shifting unit 230, and the second inverting unit 220 is configured to invert the output signal of the first inverting unit 210. The power supply terminal of the level converting unit 230 is connected to the second power supply terminal VDDI, the output terminal of the level converting unit 230 is connected to the power supply module 40 through the logic operation module 30, and the level converting unit 230 is configured to respond to the signals of the first control terminal INB and the second control terminal IN, perform level conversion on the signal of the second control terminal IN according to the signals of the power supply terminals, so as to obtain and output a second control signal Swire2. The first inverting unit 210 and the second inverting unit 220 can normally operate when the first power supply terminal DVDD is connected to the voltage signal, and cannot operate when the first power supply terminal DVDD is not connected to the voltage signal. The first and second inverting units 210 and 220 may each include an inverter.
The level shift unit 230 may specifically perform, under the control of the signals of the first control terminal INB and the second control terminal IN, a shift of the voltage level of the first control signal Swire1 input by the second control terminal IN according to the voltage level of the signal of the second power supply terminal VDDI, so that the voltage level of the second control signal Swire2 obtained after the shift corresponds to the voltage level of the signal receivable by the power supply module 40. Illustratively, the voltage value of the signal accessed by the first power supply terminal DVDD is 1.2V, the voltage value of the signal accessed by the second power supply terminal VDDI is 1.8V, when the timing controller 110 outputs the first control signal Swire1 of 1.2V, the first control signal Swire1 is a high level signal, the signal of the second control terminal IN is a high level signal of 1.2V, the signal of the first control terminal INB is a low level signal of 0V, and the level shift unit 230 level-shifts the first control signal Swire1 according to the voltage value of the signal accessed by the second power supply terminal VDDI, thereby outputting the second control signal Swire2 of 1.8V, and the second control signal Swire2 is a high level signal. When the timing controller 110 outputs the first control signal Swire1 of 0V, the first control signal Swire1 is a low level signal, the signal of the second control terminal IN is a low level signal of 0V, the signal of the first control terminal INB is a high level signal of 1.2V, the second control signal Swire2 output by the level shift unit 230 is 0V, and the second control signal Swire2 is a low level signal.
Fig. 9 is a schematic structural diagram of another driving device according to an embodiment of the present invention. Referring to fig. 9, in another embodiment, the level shift module 20 may be configured to include a first inverting unit 210 and a level shifting unit 230. The power supply terminal of the first inverting unit 210 is connected to the first power supply terminal DVDD, the input terminal of the first inverting unit 210 and the second control terminal IN of the level shifting unit 230 are connected to the timing control module 10, the output terminal of the first inverting unit 210 is connected to the first control terminal INB of the level shifting unit 230, and the first inverting unit 210 is configured to perform inverting processing on the first control signal Swire1 and output the inverted first control signal. The power supply terminal of the level converting unit 230 is connected to the second power supply terminal VDDI, the output terminal O1 of the level converting unit 230 is connected to the power supply module 40 through the logic operation module 30, and the level converting unit 230 is configured to respond to the signals of the first control terminal INB and the second control terminal IN, perform level conversion on the signal of the second control terminal IN according to the signal of the power supply terminal, so as to obtain and output a second control signal Swire2. The first inverting unit 210 can normally operate when the first power supply terminal DVDD is connected to the voltage signal, and cannot operate when the first power supply terminal DVDD is not connected to the voltage signal. The level shift unit 230 in the present embodiment has the same function as the level shift unit 230 in the above-mentioned embodiment, except that the level shift module 20 in the present embodiment includes the first inverting unit 210, and the level shift module 20 in the above-mentioned embodiment includes the first inverting unit 210 and the second inverting unit 220.
Fig. 10 is a schematic structural diagram of a level shift module according to an embodiment of the present invention; fig. 11 is a schematic structural diagram of another driving device according to an embodiment of the present invention. Referring to fig. 10 and 11, the level converting unit 230 may optionally include a first switch 231, a second switch 232, a third switch 233, and a fourth switch 234. The first terminal of the first switch 231 and the first terminal of the second switch 232 are both connected to the second power supply terminal VDDI as the power supply terminals of the level shifting unit 230, the first terminal of the third switch 233 and the first terminal of the fourth switch 234 are grounded, the second terminal of the first switch 231 is connected to the second terminal of the third switch 233, the second terminal of the second switch 232 is connected to the second terminal of the fourth switch 234, the control terminal of the first switch 231 is connected to the second terminal of the fourth switch 234, the control terminal of the second switch 232 is connected to the second terminal of the third switch 233 as the output terminal O1 of the level shifting unit 230, the second terminal of the second switch 232 is connected to the logic operation module 30 as the output terminal O1 of the level shifting unit 230, the control terminal of the third switch 233 is used as the second control terminal IN of the level shifting unit 230, and the control terminal of the fourth switch 234 is used as the first control terminal INB of the level shifting unit 230.
The level signals for controlling the first switch 231 and the second switch 232 to be turned on are the same, the level signals for controlling the third switch 233 and the fourth switch 234 to be turned on are the same, and the level signals for controlling the first switch 231 and the second switch 232 to be turned on are opposite to the level signals for controlling the third switch 233 and the fourth switch 234 to be turned on. If the signal for controlling the first switch 231 and the second switch 232 to be turned on is a low level signal, the signal for controlling the third switch 233 and the fourth switch 234 to be turned on is a high level signal, and conversely, if the signal for controlling the first switch 231 and the second switch 232 to be turned on is a high level signal, the signal for controlling the third switch 233 and the fourth switch 234 to be turned on is a low level signal.
With continued reference to fig. 10 and 11, further, the first switch 231 includes a first transistor T1, the second switch 232 includes a second transistor T2, the third switch 233 includes a third transistor T3, and the fourth switch 234 includes a fourth transistor T4. The first electrode of the first transistor T1 and the first electrode of the second transistor T2 are both connected to the second power supply terminal VDDI as the power supply terminals of the level shifter unit 230, the first electrodes of the third transistor T3 and the fourth transistor T4 are grounded, the second electrode of the first transistor T1 is connected to the second electrode of the third transistor T3, the second electrode of the second transistor T2 is connected to the second electrode of the fourth transistor T4, the gate electrode of the first transistor T1 is connected to the second electrode of the fourth transistor T4, the gate electrode of the second transistor T2 is connected to the second electrode of the third transistor T3, the second electrode of the second transistor T2 is connected to the logic operation module 30 as the output terminal O1 of the level shifter unit 230, the gate electrode of the third transistor T3 is connected to the second control terminal IN of the level shifter unit 230, and the gate electrode of the fourth transistor T4 is connected to the first control terminal INB of the level shifter unit 230.
The channel types of the first transistor T1 and the second transistor T2 are the same, the channel types of the third transistor T3 and the fourth transistor T4 are the same, and the channel types of the first transistor T1 and the second transistor T2 are different from the channel types of the third transistor T3 and the fourth transistor T4. Fig. 10 and 11 each show a case where the first transistor T1 and the second transistor T2 are P-type transistors, and the third transistor T3 and the fourth transistor T4 are N-type transistors, and in other embodiments, the first transistor T1 and the second transistor T2 may be N-type transistors, and the third transistor T3 and the fourth transistor T4 may be P-type transistors.
On the basis of the above embodiments, optionally, the first inverting unit 210 includes a first inverter 211, and a power supply terminal of the first inverter 211 is connected to the first power supply terminal DVDD to supply power to the inverter 211 through a signal of the first power supply terminal DVDD. The first inverter 211 can normally operate when the first power supply terminal DVDD is connected to the voltage signal, and cannot operate when the first power supply terminal DVDD is not connected to the voltage signal. The power supply terminals of the first and-gate circuit 310, the second and-gate circuit 320 and the buffer registering unit 330 are all connected to a second power supply terminal VDDI, so as to supply power to the first and-gate circuit 310, the second and-gate circuit 320 and the buffer registering unit 330 through the signal of the second power supply terminal VDDI.
The operation states of the level shift module 20 under different conditions will be described below by taking as an example that the voltage value of the signal connected to the first power supply terminal DVDD is 1.2V, the voltage value of the signal connected to the second power supply terminal VDDI is 1.8V, the first level signal is a high level signal, the second level signal is a low level signal, the first driving power supply voltage is ELVDD, and the second driving power supply voltage is a second power supply voltage ELVSS.
The display device is in a normal state, and a first power supply terminal DVDD is connected with a 1.2V voltage signal:
when the timing controller 110 outputs the first control signal Swire1 of 1.2V, and the first control signal Swire1 is a high level signal, the second control terminal IN of the level shift module 20 inputs the high level signal, the first control signal Swire1 is converted by the first inverter 211 to obtain a low level signal, and the first control terminal INB of the level shift module 20 inputs the low level signal. The fourth transistor T4 is turned off, the third transistor T3 is turned on, so that the gate voltage signal of the second transistor T2 is a low level signal, the second transistor T2 is turned on, the output terminal O1 of the level shift module 20 outputs a high level signal of 1.8V, so that the first transistor T1 is turned off, and the output terminal O1 of the level shift module 20 can stably output a high level signal of 1.8V, that is, the second control signal Swire2 is a high level signal.
When the timing controller 110 outputs the first control signal Swire1 of 0V, and the first control signal Swire1 is a low level signal, the second control terminal IN of the level shift module 20 inputs the low level signal, the first control signal Swire1 is converted by the first inverter 211 to obtain a high level signal, and the first control terminal INB of the level shift module 20 inputs the high level signal. The third transistor T3 is turned off, the fourth transistor T4 is turned on, so that the output terminal O1 of the level shift module 20 outputs a low level signal, the first transistor T1 is turned on, so that the gate voltage signal of the second transistor T2 is a high level signal, the second transistor T2 is turned off, and the output terminal O1 of the level shift module 20 can stably output a high level signal of 0V, that is, the second control signal Swire2 is a low level signal.
(II) the display device is in abnormal states such as complete machine halt, and the signal of the first power supply terminal DVDD can not be normally provided:
in the related art, if the display device has abnormal states such as a complete machine crash, the driving device may be powered off first and then powered on again, when the driving device is in the power-off state, the voltages of the first power supply terminal DVDD and the second power supply terminal VDDI are both 0V, and after the driving device is restored from the power-off state to the power-on state, the voltage of the second power supply terminal VDDI may be restored from 0V to 1.8V, but there is a situation that the signal of the first power supply terminal DVDD cannot be restored, that is, the voltage of the first power supply terminal DVDD is still 0V. In this way, when the driving apparatus is in the power-off state, since the first power supply terminal DVDD and the second power supply terminal VDDI are both in the floating state, and the voltages of the first power supply terminal DVDD and the second power supply terminal VDDI are both approximately 0V, the timing controller 110 and the level shift module 20 are both disabled, and the voltages of the first control signal Swire1 and the second control signal Swire2 are both 0V. After the driving apparatus is restored from the power-off state to the power-on state, the voltage of the second power supply terminal VDDI is restored from 0V to 1.8V, the voltage of the first power supply terminal DVDD is still 0V, the timing controller 110 cannot normally output the first control signal Swire1, the voltage value of the first control signal Swire1 is 0V, and the first control signal Swire1 is equivalently a low-level signal. The first inverter 211 cannot work, the signals of the first control terminal INB and the second control terminal IN of the level shift module 20 are floating or equivalent to low level signals, and the third transistor T3 and the fourth transistor are both turned off. The second control signal Swire2 output by the level shift module 20 depends on the turn-on performance of the first transistor T1 and the second transistor T2, if the turn-on performance of the first transistor T1 is stronger, so that the first transistor T1 is turned on before the second transistor T2, the gate voltage signal of the second transistor T2 is a high level signal, so that the second transistor T2 is kept turned off, so that the second control signal Swire2 output by the level shift module 20 is a low level signal, and if the turn-on performance of the second transistor T2 is stronger, so that the second transistor T2 is turned on before the first transistor T1, the output terminal O1 of the level shift module 20 outputs a high level signal of 1.8V, so that the first transistor T1 is turned off, and the output terminal O1 of the level shift module 20 stably outputs a high level signal of 1.8V. As can be seen, the above situation makes the second control signal Swire2 output by the level shift module 20 uncontrollable.
In view of the above problem, the present embodiment helps to solve the problem of uncontrollable output signal of the level shifter module 20 by setting the signal of the second power supply terminal VDDI to be maintained at the second power supply voltage during the process of the driving apparatus recovering from the power-off state to the power-on state. Fig. 12 is a schematic diagram of a driving timing sequence of a driving apparatus according to an embodiment of the present invention. Referring to fig. 12 and 13, as an example, before time t1, the display device is in a normal operation state, the voltage of the first power supply terminal DVDD is 1.2V, and the voltage of the second power supply terminal VDDI is connected to the second power supply terminal is 1.8V. After the time t1, the display device is in an abnormal state such as complete machine halt, the driving device is powered off, after the time t2, the driving device is gradually restored to the power-up state from the power-off state, after the time t1, the voltage of the first power supply end DVDD is 0V after the time t1, and the voltage of the second power supply end VDDI connected to the second power supply end VDDI is kept to be 1.8V.
Before the time t1, since the voltage of the first power supply terminal DVDD is 1.2V and the voltage of the second power supply terminal VDDI is 1.8V, the timing controller 110 and the level conversion module 20 operate normally. If the voltage value of the first control signal Swire1 output by the timing controller 110 is 0V and the first control signal Swire1 is a low level signal, the second control terminal IN of the level shift module 20 inputs a low level signal, the first control terminal INB inputs a high level signal, the fourth transistor T4 is turned on, so that the output terminal O1 of the level shift module 20 outputs a low level signal of 0V, and the first transistor T1 is turned on and the second transistor T2 is turned off. After time T1, the driving apparatus is powered off, the voltage of the first power supply terminal DVDD is changed from 1.2V to 0V, the timing controller 110 and the first inverter 211 cannot operate, the voltages of the first control terminal INB and the second control terminal IN of the level shift module 20 are both 0V, the third transistor T3 and the fourth transistor T4 are turned off, the voltage of the output terminal O1 of the level shift module 20 is 0V, the voltage of the second power supply terminal VDDI connected to the second power supply terminal is maintained at 1.8V, so the first transistor T1 is kept on, the second transistor T2 is kept off, the output terminal O1 of the level shift module 20 can still output a low-level signal of 0V, and the second control signal Swire2 is kept as a low-level signal.
Before the time t1, if the voltage value of the first control signal Swire1 output from the timing controller 110 is 1.2V and the first control signal Swire1 is a high level signal, the second control terminal IN of the level shift module 20 inputs a high level signal and the first control terminal INB inputs a low level signal. The third transistor T3 is turned on, so that the gate voltage signal of the second transistor T2 is a low level signal, the second transistor T2 is turned on, and the output terminal O1 of the level shifter module 20 outputs a high level signal of 1.8V, so that the first transistor T1 is turned off. After time T1, the driving apparatus is powered off, the voltage of the first power supply terminal DVDD is changed from 1.2V to 0V, the timing controller 110 and the first inverter 211 cannot operate, so that the first control signal Swire is changed to 0V, the signals of the first control terminal INB and the second control terminal IN are both low level signals, the third transistor T3 and the fourth transistor T4 are both turned off, because the voltage of the second power supply connected to the second power supply terminal VDDI is kept at 1.8V, the second transistor T2 is kept on, the first transistor T1 is kept off, so that the output terminal O1 of the level conversion module 20 can still output a high level signal of 1.8V, and the second control signal Swire2 is kept at a high level signal.
Therefore, by setting the signal of the second power supply terminal VDDI to be kept as the second power supply voltage in the process of restoring the driving device from the power-off state to the power-on state, when the display device has an abnormal state such as a complete machine crash, and the driving device is powered off first and then powered on again, the technical scheme of the embodiment can keep the level signal output by the level conversion module 20 unchanged, that is, if the signal of the output terminal O1 of the level conversion module 20 is a low level signal before the power-off, the signal is still a low level signal after the power-on is restored, and if the signal of the output terminal O1 of the level conversion module 20 is a high level signal before the power-off, the signal is still a high level signal after the power-on is restored, so that the output signal of the level conversion module 20 is not affected by the power-off of the first power supply terminal DVDD, which is helpful for avoiding the problem that the display device has a display abnormality such as a green screen and scalding due to the output signal of the level conversion module 20.
In addition, referring to fig. 11 and 12, illustratively, before the time t1, the signal of the reset signal terminal RE is a high level signal, and the level of the power supply control signal Swire is determined by the levels of the first control signal Swire1 and the second control signal Swire2. Between the time t1 and the time t2, and within the set time length after the driving device is restored from the power-off state to the power-on state (i.e., the time t2 to the time t 3), the signal of the reset signal end RE is a low-level signal, so that the power control signal Swire is a low-level signal, and the power supply module 40 is prevented from mistakenly outputting the first driving power supply voltage and the second driving power supply voltage at this stage, thereby preventing the display device from displaying abnormal conditions such as a green screen and being scalded. After the time t3, the signal of the reset signal terminal RE is a high level signal, and the level of the power supply control signal Swire is still determined by the levels of the first control signal Swire1 and the second control signal Swire2.
It should be noted that fig. 4 to 9 and 11 all show the case that the driving apparatus includes the timing control module 10, the level conversion module 20, the logic operation module 30 and the power supply module 40. Fig. 13 is a schematic structural diagram of another driving device according to an embodiment of the present invention. Referring to fig. 13, when the driving apparatus does not include the logic operation module 30, the level conversion module 20 is directly connected to the power supply module 40, and the signal at the second power supply terminal VDDI is set to be the second power supply voltage in the process of recovering the driving apparatus from the power-off state to the power-on state, which also helps to improve the problem that the output signal of the level conversion module 20 is uncontrollable, in which case, the power supply module 40 may be controlled to directly supply the first driving power voltage and the second driving power voltage to the pixel circuit PX in the display module 100 according to the level of the second control signal Swire2 output by the level conversion module 20, which also helps to prevent the power supply module 40 from mistakenly outputting the first driving power voltage and the second driving power voltage, thereby avoiding the display abnormality such as green screen and the like and the problem of burning, and eliminating the potential safety hazard.
The embodiment of the invention also provides a display device which comprises a display panel and the driving device in any embodiment. The display panel may be an Organic Light-Emitting Diode (OLED) display panel or a Micro-LED display panel. The display device specifically includes a display device with a display function, such as a mobile phone, a computer, a tablet computer, and the like.
The above-described embodiments should not be construed as limiting the scope of the invention. It should be understood by those skilled in the art that various modifications, combinations, sub-combinations and substitutions may be made in accordance with design requirements and other factors. Any modification, equivalent replacement, and improvement made within the spirit and principle of the present invention should be included in the protection scope of the present invention.

Claims (10)

1. A driving apparatus for driving a display module to operate, the driving apparatus comprising: the power supply device comprises a time sequence control module, a level conversion module and a power supply module;
the time sequence control module is connected with a first power supply end and used for generating a first control signal when the first power supply end is connected with a voltage signal so as to control the power supply module;
the level conversion module is connected with a second power supply end, the time sequence control module and the power supply module and is used for carrying out level conversion on the first control signal according to a signal of the second power supply end to obtain a second control signal;
the power supply module is connected with the display module and used for supplying driving power supply voltage to the display module according to the second control signal.
2. The driving device according to claim 1, further comprising a logic operation module, wherein the logic operation module is connected to the timing control module, the level conversion module and the power supply module, and the level conversion module is connected to the power supply module through the logic operation module;
the logic operation module is configured to perform logic operation on the first control signal and the second control signal to obtain a power control signal, and the power supply module is specifically configured to supply the driving power supply voltage to the display module according to the power control signal;
preferably, the logic operation module is specifically configured to output a first level signal as the power control signal when the first control signal and the second control signal are both first level signals, and output a second level signal as the power control signal when at least one of the first control signal and the second control signal is a second level signal;
the power supply module is specifically configured to supply the driving power supply voltage to the display module when the power control signal is the first level signal, and stop supplying the driving power supply voltage when the power control signal is the second level signal;
preferably, the timing control module includes a timing controller.
3. The driving device according to claim 2, wherein the logic operation module comprises a first and gate circuit;
the first input end of the first AND gate circuit is connected with the level conversion module, the second input end of the first AND gate circuit is connected with the time sequence control module, the output end of the first AND gate circuit is connected with the power supply module, and the first AND gate circuit is used for performing logic AND operation on the first control signal and the second control signal to obtain the power control signal.
4. The driving device according to claim 2, wherein the logic operation module comprises a first and second and gate circuit;
a first input end of the first and-gate circuit is connected with the level conversion module, a second input end of the first and-gate circuit is connected with the timing control module, an output end of the first and-gate circuit is connected with a first input end of the second and-gate circuit, and the first and-gate circuit is used for performing logical and operation on the first control signal and the second control signal to obtain a third control signal;
a second input end of the second and-gate circuit is connected with a reset signal end, an output end of the second and-gate circuit is connected with the power supply module, and the second and-gate circuit is used for performing logical and operation on the third control signal and a signal of the reset signal end to obtain the power control signal;
preferably, the signal of the reset signal terminal includes a first level signal and a second level signal, within a set time period after the driving device is powered on, the signal of the reset signal terminal is the second level signal, and after the set time period after the driving device is powered on, the signal of the reset signal terminal is the first level signal.
5. The driving apparatus as claimed in claim 1, wherein the signal of the second power supply terminal is maintained at the second power supply voltage during the process of the driving apparatus returning from the power-off state to the power-on state.
6. The driving apparatus according to claim 1, wherein the level shift module comprises a first inverting unit, a second inverting unit, and a level shift unit;
the power supply end of the first inverting unit is connected with the first power supply end, the input end of the first inverting unit is connected with the timing sequence control module, the output end of the first inverting unit is connected with the input end of the second inverting unit and the first control end of the level converting unit, and the first inverting unit is used for inverting the first control signal;
the power supply end of the second inverting unit is connected with the first power supply end, the input end of the second inverting unit is connected with the output end of the first inverting unit, the output end of the second inverting unit is connected with the second control end of the level converting unit, and the second inverting unit is used for inverting the output signal of the first inverting unit;
the power supply end of the level conversion unit is connected with the second power supply end, the output end of the level conversion unit is connected with the power supply module, and the level conversion unit is used for responding to signals of the first control end and the second control end of the level conversion unit and performing level conversion on the signal of the second control end of the level conversion unit according to the signal of the power supply end of the level conversion unit to obtain and output the second control signal.
7. The driving apparatus according to claim 1, wherein the level shift module comprises a first inverting unit and a level shift unit;
the power supply end of the first inverting unit is connected with the first power supply end, the input end of the first inverting unit and the second control end of the level conversion unit are connected with the sequential control module, the output end of the first inverting unit is connected with the first control end of the level conversion unit, and the first inverting unit is used for inverting and outputting the first control signal;
the power supply end of the level conversion unit is connected with the second power supply end, the output end of the level conversion unit is connected with the power supply module, and the level conversion unit is used for responding to signals of the first control end and the second control end of the level conversion unit and performing level conversion on the signal of the second control end of the level conversion unit according to the signal of the power supply end of the level conversion unit to obtain and output the second control signal.
8. The driving apparatus according to claim 6 or 7, wherein the level conversion unit includes a first switch, a second switch, a third switch, and a fourth switch;
a first end of the first switch and a first end of the second switch are both used as power supply ends of the level conversion unit and connected to the second power supply end, a first end of the third switch and a first end of the fourth switch are grounded, a second end of the first switch is connected to a second end of the third switch, a second end of the second switch is connected to a second end of the fourth switch, a control end of the first switch is connected to a second end of the fourth switch, a control end of the second switch is connected to a second end of the third switch, a second end of the second switch is used as an output end of the level conversion unit and connected to the power supply module, a control end of the third switch is used as a second control end of the level conversion unit, and a control end of the fourth switch is used as a first control end of the level conversion unit;
the first switch and the second switch are controlled to be conducted by the same level signal, the third switch and the fourth switch are controlled to be conducted by the same level signal, and the level signal for controlling the first switch and the second switch to be conducted is opposite to the level signal for controlling the third switch and the fourth switch to be conducted.
9. The driving apparatus according to claim 8, wherein the first switch comprises a first transistor, the second switch comprises a second transistor, the third switch comprises a third transistor, and the fourth switch comprises a fourth transistor;
a first pole of the first transistor and a first pole of the second transistor are both connected to the second power supply power terminal as power terminals of the level shift unit, a first pole of the third transistor and a first pole of the fourth transistor are grounded, a second pole of the first transistor is connected to a second pole of the third transistor, a second pole of the second transistor is connected to a second pole of the fourth transistor, a gate of the first transistor is connected to a second pole of the fourth transistor, a gate of the second transistor is connected to a second pole of the third transistor, a second pole of the second transistor is connected to the power supply module as an output terminal of the level shift unit, a gate of the third transistor is used as a second control terminal of the level shift unit, and a gate of the fourth transistor is used as a first control terminal of the level shift unit;
the first transistor and the second transistor have the same channel type, the third transistor and the fourth transistor have the same channel type, and the first transistor and the second transistor have channel types different from the third transistor and the fourth transistor.
10. A display device comprising a display module and a driving device as claimed in any one of claims 1 to 9.
CN202211426049.4A 2022-11-14 2022-11-14 Driving device and display device Pending CN115731848A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202211426049.4A CN115731848A (en) 2022-11-14 2022-11-14 Driving device and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202211426049.4A CN115731848A (en) 2022-11-14 2022-11-14 Driving device and display device

Publications (1)

Publication Number Publication Date
CN115731848A true CN115731848A (en) 2023-03-03

Family

ID=85295666

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202211426049.4A Pending CN115731848A (en) 2022-11-14 2022-11-14 Driving device and display device

Country Status (1)

Country Link
CN (1) CN115731848A (en)

Similar Documents

Publication Publication Date Title
US9728152B2 (en) Shift register with multiple discharge voltages
US8933919B2 (en) Liquid crystal panel driving circuit for display stabilization
JP5213181B2 (en) Discharge circuit and display device having the same
KR102126455B1 (en) Buffer circuit and method of driving buffer circuit
US9269318B2 (en) Display device
JP4008834B2 (en) Flat display device, driving method thereof and driving device
US8723551B2 (en) Integrated circuit with improved level shifter
WO2018171137A1 (en) Goa unit and driving method thereof, goa circuit, and display device
US7012587B2 (en) Matrix display device, matrix display driving method, and matrix display driver circuit
KR102147645B1 (en) Shift resister
CN110264971B (en) Anti-flash screen circuit and method, driving circuit and display device
JP2009128601A (en) Display device and integrated circuit
CN109616041B (en) Shifting register unit, driving method, grid driving circuit and display device
US20110181573A1 (en) Power-Off Control Circuit and Liquid Crystal Display Panel Comprising the Same
KR20200061448A (en) Scan driver
CN110120196B (en) Level conversion control circuit and array substrate driving circuit
CN115731848A (en) Driving device and display device
KR102507332B1 (en) Gate driver and display device having the same
JP4599912B2 (en) Liquid crystal display
JPH0248909B2 (en)
KR102600597B1 (en) Scan driver and driving method thereof
KR101338628B1 (en) Discharge circuit and display device with the same
JP3799869B2 (en) Semiconductor device equipped with power supply circuit, and liquid crystal device and electronic device using the same
CN113920941B (en) Display module, driving method and display device
KR100697269B1 (en) Fast discharge circuit for liquid crystal display

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination