CN115576656A - Device, method and equipment for inter-domain communication - Google Patents
Device, method and equipment for inter-domain communication Download PDFInfo
- Publication number
- CN115576656A CN115576656A CN202211588766.7A CN202211588766A CN115576656A CN 115576656 A CN115576656 A CN 115576656A CN 202211588766 A CN202211588766 A CN 202211588766A CN 115576656 A CN115576656 A CN 115576656A
- Authority
- CN
- China
- Prior art keywords
- data
- virtual machine
- sram chip
- machine
- inter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
- G06F9/45533—Hypervisors; Virtual machine monitors
- G06F9/45558—Hypervisor-specific management and integration aspects
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L63/00—Network architectures or network communication protocols for network security
- H04L63/20—Network architectures or network communication protocols for network security for managing network security; network security policies in general
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
- G06F9/45533—Hypervisors; Virtual machine monitors
- G06F9/45558—Hypervisor-specific management and integration aspects
- G06F2009/45579—I/O management, e.g. providing access to device drivers or storage
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
- G06F9/45533—Hypervisors; Virtual machine monitors
- G06F9/45558—Hypervisor-specific management and integration aspects
- G06F2009/45587—Isolation or security of virtual machine instances
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
- G06F9/45533—Hypervisors; Virtual machine monitors
- G06F9/45558—Hypervisor-specific management and integration aspects
- G06F2009/45595—Network integration; Enabling network access in virtual machine instances
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0026—PCI express
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer And Data Communications (AREA)
Abstract
The invention provides a device, a method and equipment for inter-domain communication, which comprise an inter-domain scheduling module, a target virtual machine SRAM chip and a host machine SRAM chip, wherein the inter-domain scheduling module is used for receiving data sent by a host machine and correspondingly storing the data to the host machine SRAM chip, synchronizing the host machine SRAM chip data to the target virtual machine SRAM chip corresponding to a target virtual machine, and clearing the host machine SRAM chip data and the target virtual machine SRAM chip data after sending the corresponding target virtual machine SRAM chip data to the target virtual machine; the inter-domain scheduling module is further used for receiving the data transmitted by the virtual machine at the transmitting end and transmitting the data to the host machine and the virtual machine, and the data synchronization and transmission principle is the same as the data transmission process from the host machine to the virtual machine. The invention can support the data safety communication between the host machine and the virtual machine, the data safety communication between the virtual machine and the virtual machine, and the data can not be intercepted in the communication process, thereby ensuring the data safety.
Description
Technical Field
The invention belongs to the technical field of secure communication, and relates to a device, a method and equipment for inter-domain communication.
Background
With the wide application of cloud terminal service products, computing cloud platforms, industry cloud platforms, social cloud platforms, storage cloud platforms, transaction cloud platforms, test cloud platforms and the like. More and more virtualization technologies are used, such as: server virtualization, application virtualization, storage virtualization, network virtualization. The virtualization of the operating system has the main topic that a host machine and a virtual machine cannot be bypassed, and the communication between domains is a key technology.
A plurality of virtual machines can be virtualized on one physical host machine, the virtual machines are mutually isolated and can simultaneously and independently operate, and the aims of improving the resource utilization rate and the management efficiency can be fulfilled. As a basic technology of cloud computing, virtualization technology has been widely applied and popularized in recent years.
Currently, inter-domain communication is generally implemented by using mechanisms such as network communication, virtual network communication or sharing, and network communication generally uses specific modes of network cards, such as: in a bridge mode, a NAT mode, and the like, network communication generally squeezes network space to affect product performance. The sharing mechanism generally adopts some sharing mechanisms of sharing files or opening sources such as: the shared memory is realized, the performance of a sharing mechanism is low, and the production is not easy. The common defects of the two mechanisms are that the safety is low, the interception is easy to happen in the communication process, and the data safety cannot be guaranteed.
Therefore, an urgent need exists in the art to provide a device, method and apparatus for inter-domain communication that can ensure secure data communication between a host and a virtual machine and between virtual machines.
Disclosure of Invention
In view of the above, the present invention provides an apparatus, a method and a device for inter-domain communication, which solve the technical problems in the prior art.
In order to achieve the purpose, the invention adopts the following technical scheme:
the invention provides a device for inter-domain communication, which comprises a PCIE inter-domain communication card, wherein the PCIE inter-domain communication card is connected with a host machine through a PCIE interface, and N virtual machines are built in the host machine; an inter-domain scheduling module and a multi-domain SRAM module are configured in the PCIE inter-domain communication card, and N is more than or equal to 1;
the multi-domain SRAM module comprises a host machine SRAM chip and N virtual machine SRAM chips; the host machine SRAM chip corresponds to the host machine, the N virtual machine SRAM chips correspond to the N virtual machines one by one, and the host machine SRAM chip and the virtual machine SRAM chip are physically isolated from each other;
the inter-domain scheduling module is used for receiving data sent by a host machine, correspondingly storing the data to the host machine SRAM chip, synchronizing the host machine SRAM chip data to a target virtual machine SRAM chip corresponding to a target virtual machine, sending the corresponding target virtual machine SRAM chip data to the target virtual machine, and then clearing the host machine SRAM chip data and the target virtual machine SRAM chip data;
the inter-domain scheduling module is further used for receiving data sent by the sending end virtual machine, correspondingly storing the data to a sending end virtual machine SRAM chip corresponding to the sending end virtual machine, synchronizing the sending end virtual machine SRAM chip data to a host machine SRAM chip or a target virtual machine SRAM chip corresponding to the target virtual machine, and sending the host machine SRAM chip data to the host machine and then clearing the host machine SRAM chip data and the sending end virtual machine SRAM chip data, or sending the target virtual machine SRAM chip data to the target virtual machine and then clearing the target virtual machine SRAM chip data and the sending end virtual machine SRAM chip data.
Preferably, the system further comprises an inter-domain communication module, wherein the inter-domain communication module is arranged in the host machine and the virtual machine and comprises an inter-domain data sending module and an inter-domain data receiving module;
the inter-domain data sending module is used for sending data to a host machine SRAM chip or a virtual machine SRAM chip corresponding to the host machine or each virtual machine;
the inter-domain data receiving module is used for receiving data in the host machine SRAM chip or the virtual machine SRAM chip corresponding to the host machine or each virtual machine.
Preferably, the inter-domain communication module communication data packet format includes: the domain number of the sending data, the domain number of the receiving data, the data length, the data and the data ending identification.
Preferably, after the inter-domain scheduling module synchronizes the data packet of the host machine SRAM chip to the target virtual machine SRAM chip corresponding to the target virtual machine, the data packet is added with the data end identifier, the inter-domain scheduling module notifies the corresponding target virtual machine to read the data according to the data end identifier in the target virtual machine SRAM chip, and the target virtual machine reads the data and then clears the data of the target virtual machine SRAM chip.
Preferably, after the inter-domain scheduling module synchronously sends the data packet of the virtual machine SRAM chip to the host machine SRAM chip or the target virtual machine SRAM chip corresponding to the target virtual machine, the data packet is added with the data end identifier, the inter-domain scheduling module notifies the host machine or the target virtual machine to read data according to the data end identifier in the host machine SRAM chip or the target virtual machine SRAM chip, and the host machine or the target virtual machine reads the data and then clears the data of the host machine SRAM chip or the target virtual machine SRAM chip.
The invention also provides an inter-domain communication method, which applies the inter-domain communication device and comprises the following steps:
receiving data sent by a host machine, correspondingly storing the data to an SRAM chip of the host machine, synchronizing the data of the SRAM chip of the host machine to an SRAM chip of a target virtual machine corresponding to the target virtual machine, sending the data of the SRAM chip of the corresponding target virtual machine to the target virtual machine, and then clearing the data of the SRAM chip of the host machine and the data of the SRAM chip of the target virtual machine;
the method comprises the steps of receiving data sent by a sending end virtual machine, correspondingly storing the data to a sending end virtual machine SRAM chip corresponding to the sending end virtual machine, synchronizing the sending end virtual machine SRAM chip data to a host machine SRAM chip or a target virtual machine SRAM chip corresponding to a target virtual machine, and clearing the host machine SRAM chip data and the sending end virtual machine SRAM chip data after sending the host machine SRAM chip data to the host machine, or clearing the target virtual machine SRAM chip data and the sending end virtual machine SRAM chip data after sending the target virtual machine SRAM chip data to the target virtual machine.
The invention also provides equipment comprising the inter-domain communication device.
Through the technical scheme, compared with the prior art, the invention has the beneficial effects that:
the invention utilizes the functions of independent transfer and transmission of the host machine SRAM chip and the N virtual machine SRAM chips to the transmission data, can support the data safety communication between the host machine and the virtual machines, and the data safety communication between the virtual machines, provides an independent inter-domain communication interface, and the data can not be intercepted in the communication process, and the inter-domain communication performance can reach 30Gbps.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the embodiments or the description in the prior art will be briefly described below, it is obvious that the drawings in the following description are only embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the provided drawings without creative efforts;
fig. 1 is a schematic diagram of an inter-domain communication apparatus according to an embodiment of the present invention;
fig. 2 is a schematic diagram of a PCIE inter-domain communication card according to an embodiment of the present invention;
fig. 3 is a schematic diagram of a communication data packet format of an inter-domain communication module according to an embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Referring to fig. 1-2, a first aspect of the present invention discloses an inter-domain communication device, including a PCIE inter-domain communication card, where the PCIE inter-domain communication card is connected to a host through a PCIE interface, and is directly inserted onto the host; n virtual machines are built in the host machine; an inter-domain scheduling module and a multi-domain SRAM module are configured in the PCIE inter-domain communication card, and N is more than or equal to 1;
the multi-domain SRAM module comprises a host machine SRAM chip and N virtual machine SRAM chips; the host machine SRAM chip corresponds to the host machine, the N virtual machine SRAM chips correspond to the N virtual machines one by one, and the host machine SRAM chip is physically isolated from the virtual machine SRAM chips, and the N virtual machine SRAM chips are physically isolated from each other;
the inter-domain scheduling module is used for receiving data sent by the host machine, correspondingly storing the data to the SRAM chip of the host machine, synchronizing the data of the SRAM chip of the host machine to the SRAM chip of the target virtual machine, sending the data of the SRAM chip of the target virtual machine to the target virtual machine, and clearing the data of the SRAM chip of the host machine and the data of the SRAM chip of the target virtual machine;
the inter-domain scheduling module is further used for receiving data sent by the sending end virtual machine, correspondingly storing the data to a sending end virtual machine SRAM chip corresponding to the sending end virtual machine, synchronizing the sending end virtual machine SRAM chip data to a host machine SRAM chip or a target virtual machine SRAM chip corresponding to the target virtual machine, and clearing the host machine SRAM chip data and the sending end virtual machine SRAM chip data after sending the host machine SRAM chip data to the host machine, or clearing the target virtual machine SRAM chip data and the sending end virtual machine SRAM chip data after sending the target virtual machine SRAM chip data to the target virtual machine.
In this embodiment, the inter-domain scheduling module operates inside the PCIE inter-domain communication card. When the host machine and the virtual machine are in data communication, the host machine data can be received, the host machine data are stored in the host machine SRAM module, the host machine SRAM module data can be synchronized to the virtual machine SRAM module to be sent, and the data synchronizing process is carried out inside the PCIE inter-domain communication card. The data communication between the virtual machine and the host machine and the data communication between the virtual machine and the virtual machine are the same, and the working principle of the inter-domain scheduling module is the same.
The SRAM module of the multiple virtual machines runs inside the PCIE inter-domain communication card. SRAM chips are configured for the host machine and each virtual machine, each SRAM chip is a physical entity, and the physical addresses of the corresponding SRAM chips are different during master control access, so that physical isolation among the SRAM chips of the virtual machines is guaranteed; the data communicated by the host machine and each virtual machine is temporarily stored in the PCIE inter-domain communication card multi-domain SRAM module, and the data is immediately destroyed after the communication is finished. The SRAM chips are physically isolated, data crossing is avoided from a physical layer, data coverage is avoided, data are destroyed immediately after communication is finished, data are isolated from each other, and data security is guaranteed.
In one embodiment, the system further comprises an inter-domain communication module, wherein the inter-domain communication module is arranged in the host machine and the virtual machine and comprises an inter-domain data sending module and an inter-domain data receiving module;
the inter-domain data sending module is used for sending data to a host machine SRAM chip or a virtual machine SRAM chip corresponding to the host machine or each virtual machine;
the inter-domain data receiving module is used for receiving data in the host machine SRAM chip or the virtual machine SRAM chip corresponding to the host machine or each virtual machine.
It is easy to understand that the PCIE inter-domain communication card can communicate with the host and also communicate with the virtual machines, and the inter-domain scheduling module operates inside the PCIE inter-domain communication card to schedule and synchronize data in the SRAM chips corresponding to the host and each virtual machine. When the communication with the host machine is carried out, the inter-domain scheduling module can be used for receiving host machine data, storing the host machine data in the SRAM chip corresponding to the host machine and sending the data stored in the SRAM chip corresponding to the host machine; when the virtual machine communication module communicates with a virtual machine, the virtual machine data can be received through the inter-domain scheduling module, stored in the SRAM chip corresponding to the virtual machine and sent to the virtual machine.
In one embodiment, the inter-domain communication module communication packet format comprises: the domain number of the sending data, the domain number of the receiving data, the data length, the data and the data ending identification. The other items than data are aligned with 32 bits (int). The method specifically comprises the following steps:
sending a virtual machine number of data, receiving a host machine number of the data, data length, data and a data ending identifier;
sending a virtual machine number of data, receiving a virtual machine number of data, data length, data and a data end identifier;
the host machine number of the sending data, the virtual machine number of the receiving data, the data length, the data and the data ending identification.
In one embodiment, after the inter-domain scheduling module synchronizes the data packet of the host SRAM chip to the target virtual machine SRAM chip corresponding to the target virtual machine, the data packet is added with the data end identifier, the inter-domain scheduling module notifies the corresponding target virtual machine to read the data according to the data end identifier in the target virtual machine SRAM chip, and the target virtual machine reads the data and then clears the data of the target virtual machine SRAM chip.
In one embodiment, after the inter-domain scheduling module synchronously sends the data packet of the SRAM chip of the virtual machine to the SRAM chip of the host machine or the SRAM chip of the target virtual machine corresponding to the target virtual machine, the data packet is added with the data end identifier, the inter-domain scheduling module notifies the host machine or the target virtual machine to read data according to the data end identifier in the SRAM chip of the host machine or the SRAM chip of the target virtual machine, and the data of the SRAM chip of the host machine or the SRAM chip of the target virtual machine is cleared after the host machine or the target virtual machine reads the data.
In one embodiment, the data packet is specifically formatted as follows:
virtual machine number of transmission data: host computer defaults to number 0. If 64 virtual machines are supported, the virtual machines are 1-64 in sequence. The virtual machine sending the data is automatically filled by hardware according to the equipment ID initiated by the data. Namely, the virtual machine number of the initiator cannot be tampered, and the identity of the initiator can be traced.
Virtual machine number of received data: host computer defaults to number 0. Supposing that 64 virtual machines are supported, wherein each virtual machine is 1-64 in sequence; the inter-domain communication module is appointed, and a virtual machine number is appointed to a host machine or a virtual machine.
Data length: the transmitted data has multiple lengths, so that data processing is facilitated;
data: data to be transmitted or received;
data end identification: and the inter-domain scheduling module and the inter-domain communication module are used for determining the mark of whether the data is ready.
In one embodiment, the PCIE inter-domain communication card supports SR-IOV functions.
The second aspect of the present invention discloses an inter-domain communication method using the inter-domain communication device disclosed in the first aspect, comprising the steps of:
receiving data sent by a host machine, correspondingly storing the data to a host machine SRAM chip, synchronizing the host machine SRAM chip data to a target virtual machine SRAM chip corresponding to a target virtual machine, sending the corresponding target virtual machine SRAM chip data to the target virtual machine, and clearing the host machine SRAM chip data and the target virtual machine SRAM chip data;
the method comprises the steps of receiving data sent by a sending end virtual machine, correspondingly storing the data to a sending end virtual machine SRAM chip corresponding to the sending end virtual machine, synchronizing the sending end virtual machine SRAM chip data to a host machine SRAM chip or a target virtual machine SRAM chip corresponding to a target virtual machine, and clearing the host machine SRAM chip data and the sending end virtual machine SRAM chip data after sending the host machine SRAM chip data to the host machine, or clearing the target virtual machine SRAM chip data and the sending end virtual machine SRAM chip data after sending the target virtual machine SRAM chip data to the target virtual machine.
In a third aspect, the invention discloses a device comprising the inter-domain communication apparatus disclosed in the first aspect.
The inter-domain communication device, method and apparatus provided by the present invention are described in detail above, a specific example is applied in this embodiment to explain the principle and implementation of the present invention, and the description of the above embodiment is only used to help understanding the method and core idea of the present invention; meanwhile, for a person skilled in the art, according to the idea of the present invention, there may be variations in the specific embodiments and the application scope, and in summary, the content of the present specification should not be construed as a limitation to the present invention.
The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined in this embodiment may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
Claims (7)
1. A device for inter-domain communication is characterized by comprising PCIE inter-domain communication cards, wherein the PCIE inter-domain communication cards are connected with a host machine through PCIE interfaces, and N virtual machines are built in the host machine; an inter-domain scheduling module and a multi-domain SRAM module are configured in the PCIE inter-domain communication card, and N is more than or equal to 1;
the multi-domain SRAM module comprises a host machine SRAM chip and N virtual machine SRAM chips; the host machine SRAM chip corresponds to the host machine, the N virtual machine SRAM chips correspond to the N virtual machines one by one, and the host machine SRAM chip is physically isolated from the virtual machine SRAM chips, and the N virtual machine SRAM chips are physically isolated from each other;
the inter-domain scheduling module is used for receiving data sent by a host machine, correspondingly storing the data to an SRAM chip of the host machine, synchronizing the data of the SRAM chip of the host machine to an SRAM chip of a target virtual machine corresponding to the target virtual machine, and clearing the data of the SRAM chip of the host machine and the data of the SRAM chip of the target virtual machine after sending the data of the SRAM chip of the corresponding target virtual machine to the target virtual machine;
the inter-domain scheduling module is further used for receiving data sent by the sending end virtual machine, correspondingly storing the data to a sending end virtual machine SRAM chip corresponding to the sending end virtual machine, synchronizing the sending end virtual machine SRAM chip data to a host machine SRAM chip or a target virtual machine SRAM chip corresponding to the target virtual machine, and clearing the host machine SRAM chip data and the sending end virtual machine SRAM chip data after sending the host machine SRAM chip data to the host machine, or clearing the target virtual machine SRAM chip data and the sending end virtual machine SRAM chip data after sending the target virtual machine SRAM chip data to the target virtual machine.
2. The device for inter-domain communication according to claim 1, further comprising an inter-domain communication module, disposed in the host machine and the virtual machine, and comprising an inter-domain data sending module and an inter-domain data receiving module;
the inter-domain data sending module is used for sending data to a host machine SRAM chip or a virtual machine SRAM chip corresponding to the host machine or each virtual machine;
the inter-domain data receiving module is used for receiving data in the host machine SRAM chip or the virtual machine SRAM chip corresponding to the host machine or each virtual machine.
3. The apparatus of claim 2, wherein the inter-domain communication module is configured to communicate the data packet format comprising: the domain number of the sending data, the domain number of the receiving data, the data length, the data and the data ending identification.
4. The inter-domain communication device according to claim 1, wherein the inter-domain scheduling module adds a data end identifier to the data packet after synchronizing the data packet of the SRAM chip of the host machine to the SRAM chip of the target virtual machine corresponding to the target virtual machine, and the inter-domain scheduling module notifies the corresponding target virtual machine to read the data according to the data end identifier in the SRAM chip of the target virtual machine, and clears the data of the SRAM chip of the corresponding target virtual machine after the data is read by the target virtual machine.
5. The inter-domain communication device according to claim 1, wherein the inter-domain scheduling module adds a data end identifier to the data packet after synchronizing the data packet of the SRAM chip of the sending end virtual machine to the SRAM chip of the host machine or the SRAM chip of the target virtual machine corresponding to the target virtual machine, and notifies the host machine or the target virtual machine to read data according to the data end identifier in the SRAM chip of the host machine or the SRAM chip of the target virtual machine, and clears the data of the SRAM chip of the host machine or the SRAM chip of the target virtual machine after the data is read by the host machine or the target virtual machine.
6. An inter-domain communication method, wherein the inter-domain communication apparatus of any one of claims 1 to 5 is applied, comprising the steps of:
receiving data sent by a host machine, correspondingly storing the data to an SRAM chip of the host machine, synchronizing the data of the SRAM chip of the host machine to an SRAM chip of a target virtual machine corresponding to the target virtual machine, sending the data of the SRAM chip of the corresponding target virtual machine to the target virtual machine, and then clearing the data of the SRAM chip of the host machine and the data of the SRAM chip of the target virtual machine;
the method comprises the steps of receiving data sent by a sending end virtual machine, correspondingly storing the data to a sending end virtual machine SRAM chip corresponding to the sending end virtual machine, synchronizing the data of the sending end virtual machine SRAM chip to a host machine SRAM chip or a target virtual machine SRAM chip corresponding to a target virtual machine, and clearing the host machine SRAM chip data and the sending end virtual machine SRAM chip data after sending the host machine SRAM chip data to the host machine, or clearing the target virtual machine SRAM chip data and the sending end virtual machine SRAM chip data after sending the target virtual machine SRAM chip data to the target virtual machine.
7. An arrangement comprising means for communication between domains according to any of claims 1-5.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211588766.7A CN115576656B (en) | 2022-12-12 | 2022-12-12 | Device, method and equipment for inter-domain communication |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211588766.7A CN115576656B (en) | 2022-12-12 | 2022-12-12 | Device, method and equipment for inter-domain communication |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN115576656A true CN115576656A (en) | 2023-01-06 |
| CN115576656B CN115576656B (en) | 2023-03-31 |
Family
ID=84590686
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202211588766.7A Active CN115576656B (en) | 2022-12-12 | 2022-12-12 | Device, method and equipment for inter-domain communication |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN115576656B (en) |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102609361A (en) * | 2012-01-16 | 2012-07-25 | 北京邮电大学 | Method and device for transferring storage data of virtual machine |
| CN104767697A (en) * | 2015-01-23 | 2015-07-08 | 珠海欧比特控制工程股份有限公司 | Aviation full-duplex switched Ethernet controller and control method thereof |
| US20170364422A1 (en) * | 2016-06-20 | 2017-12-21 | Vmware, Inc. | Pooled memory heartbeat in shared memory architecture |
| CN109460286A (en) * | 2018-11-05 | 2019-03-12 | 郑州云海信息技术有限公司 | Virtual machine communication method, device, equipment and storage medium based on NTB hardware |
| CN112052100A (en) * | 2019-06-06 | 2020-12-08 | 华为技术有限公司 | Virtual machine communication method and equipment based on shared memory |
| CN113312142A (en) * | 2021-02-26 | 2021-08-27 | 阿里巴巴集团控股有限公司 | Virtualization processing system, method, device and equipment |
| CN113778611A (en) * | 2021-07-06 | 2021-12-10 | 锐捷网络(苏州)有限公司 | Data transmission method, device, system and storage medium |
| CN114880074A (en) * | 2022-05-11 | 2022-08-09 | 海光信息技术股份有限公司 | Memory management method and device of virtual machine and electronic equipment |
-
2022
- 2022-12-12 CN CN202211588766.7A patent/CN115576656B/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102609361A (en) * | 2012-01-16 | 2012-07-25 | 北京邮电大学 | Method and device for transferring storage data of virtual machine |
| CN104767697A (en) * | 2015-01-23 | 2015-07-08 | 珠海欧比特控制工程股份有限公司 | Aviation full-duplex switched Ethernet controller and control method thereof |
| US20170364422A1 (en) * | 2016-06-20 | 2017-12-21 | Vmware, Inc. | Pooled memory heartbeat in shared memory architecture |
| CN109460286A (en) * | 2018-11-05 | 2019-03-12 | 郑州云海信息技术有限公司 | Virtual machine communication method, device, equipment and storage medium based on NTB hardware |
| CN112052100A (en) * | 2019-06-06 | 2020-12-08 | 华为技术有限公司 | Virtual machine communication method and equipment based on shared memory |
| CN113312142A (en) * | 2021-02-26 | 2021-08-27 | 阿里巴巴集团控股有限公司 | Virtualization processing system, method, device and equipment |
| CN113778611A (en) * | 2021-07-06 | 2021-12-10 | 锐捷网络(苏州)有限公司 | Data transmission method, device, system and storage medium |
| CN114880074A (en) * | 2022-05-11 | 2022-08-09 | 海光信息技术股份有限公司 | Memory management method and device of virtual machine and electronic equipment |
Non-Patent Citations (3)
| Title |
|---|
| YAOZU DONG，ZHAO YU，GREG ROSE: "SR-IOV networking in Xen: architecture, design and implementation" * |
| 刘旭山;王洪波;程时端;: "基于NetFPGA的Open vSwitch核心态实现" * |
| 韩玲;蔡皖东;: "面向Microsoft Virtual PC的虚拟机远程检测方法" * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN115576656B (en) | 2023-03-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20240045824A1 (en) | Remote Mapping Method, Apparatus and Device for Computing Resources, and Storage Medium | |
| CN104216862B (en) | Communication means, device between a kind of consumer process and system service | |
| CN106301859B (en) | Method, device and system for managing network card | |
| CN102316043B (en) | Port virtualization method, switch and communication system | |
| WO2006019512B1 (en) | Apparatus and method for supporting connection establishment in an offload of network protocol processing | |
| CN109739622B (en) | Main/standby main control configuration synchronization method and device based on frame type equipment | |
| CN101834796A (en) | Double-controller communication system and method | |
| CN102664918B (en) | Blade server control method and console | |
| CN109739668A (en) | A kind of method of data transmission between virtual machines, system and equipment | |
| CN104378161A (en) | FCoE protocol acceleration engine IP core based on AXI4 bus formwork | |
| CN112583655B (en) | Data transmission method and device, electronic equipment and readable storage medium | |
| CN114546913A (en) | Method and device for high-speed data interaction among multiple hosts based on PCIE interface | |
| CN107688512A (en) | One kind optimization virtual-machine data backup method and system | |
| CN102769544A (en) | Equipment service adaptation layer architecture in communication system and service adaptation layer realization method | |
| WO2018000195A1 (en) | Packet transmission method, virtual switch, and server | |
| CN115543894A (en) | Storage system, data processing method and device, storage medium and electronic device | |
| CN115174673A (en) | Data processing device with low-delay processor, data processing method and equipment | |
| CN112433826B (en) | Hybrid heterogeneous virtualization communication method and chip | |
| WO2022057439A1 (en) | Communication device for bare metal server and elastic block storage, intelligent network card, and system | |
| CN115576656B (en) | Device, method and equipment for inter-domain communication | |
| CN104102550A (en) | Method for communicating among multiple host machine processes | |
| CN105718349B (en) | Across die interface monitoring or global observing prioritisation of messages | |
| CN108563492B (en) | Data acquisition method, virtual machine and electronic equipment | |
| CN104683243A (en) | Data processing method, device and system | |
| CN105939242B (en) | Realize the method and device of virtual system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |