CN115421967A - A method and system for evaluating abnormal risk points of secondary equipment storage - Google Patents
A method and system for evaluating abnormal risk points of secondary equipment storage Download PDFInfo
- Publication number
- CN115421967A CN115421967A CN202211381393.6A CN202211381393A CN115421967A CN 115421967 A CN115421967 A CN 115421967A CN 202211381393 A CN202211381393 A CN 202211381393A CN 115421967 A CN115421967 A CN 115421967A
- Authority
- CN
- China
- Prior art keywords
- error rate
- storage
- evaluated
- soft error
- risk point
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000002159 abnormal effect Effects 0.000 title claims abstract description 138
- 238000000034 method Methods 0.000 title claims abstract description 43
- 230000002787 reinforcement Effects 0.000 claims abstract description 17
- 238000012937 correction Methods 0.000 claims description 48
- 238000004364 calculation method Methods 0.000 claims description 24
- 238000004422 calculation algorithm Methods 0.000 claims description 20
- 230000004907 flux Effects 0.000 claims description 19
- 238000004519 manufacturing process Methods 0.000 claims description 9
- 150000001875 compounds Chemical class 0.000 claims 10
- 239000002245 particle Substances 0.000 claims 2
- 229920006395 saturated elastomer Polymers 0.000 claims 1
- 230000005856 abnormality Effects 0.000 abstract description 38
- 230000006872 improvement Effects 0.000 abstract description 3
- 230000002265 prevention Effects 0.000 abstract description 2
- 238000011158 quantitative evaluation Methods 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 8
- 230000008569 process Effects 0.000 description 8
- 238000004590 computer program Methods 0.000 description 7
- 230000000694 effects Effects 0.000 description 5
- 238000012545 processing Methods 0.000 description 5
- 238000011156 evaluation Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 238000007667 floating Methods 0.000 description 3
- 230000007257 malfunction Effects 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- 230000009471 action Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000000191 radiation effect Effects 0.000 description 2
- 238000011160 research Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 241000272814 Anser sp. Species 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000004146 energy storage Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000010534 mechanism of action Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1044—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices with specific ECC/EDC distribution
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/38—Response verification devices
- G11C29/42—Response verification devices using error correcting codes [ECC] or parity check
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
本发明提供一种评估二次设备存储异常风险点的方法及系统,所述方法结合存储芯片单粒子翻转特点和二次设备典型拓扑结构确定所述具备存储单元的芯片中的待评估存储异常风险点,并基于其数据特性,采用不同方法确定其原始软错误率,根据其加固特性和地理位置对原始错误率进行修正,以及考虑其使用频率和负载率得到其动态软错误率,最后根据动态软错误率的大小确定其风险等级。所述方法和系统实现了对二次设备中的潜在存储异常点的量化评估,能够指导厂家开展芯片选型,促进生产厂家加强风险点预防改进,研发高可靠性的二次设备,从而提升电网安全稳定运行的能力。
The present invention provides a method and system for evaluating storage abnormality risk points of secondary equipment. The method combines the characteristics of single-event flipping of storage chips and the typical topology of secondary equipment to determine the storage abnormality risk to be evaluated in the chip equipped with storage units. Based on its data characteristics, different methods are used to determine its original soft error rate, the original error rate is corrected according to its reinforcement characteristics and geographical location, and its dynamic soft error rate is obtained by considering its use frequency and load rate, and finally according to the dynamic The size of the soft error rate determines its risk level. The method and system realize quantitative evaluation of potential storage abnormal points in secondary equipment, can guide manufacturers to carry out chip selection, promote manufacturers to strengthen prevention and improvement of risk points, and develop high-reliability secondary equipment, thereby improving power grid Ability to operate safely and stably.
Description
技术领域technical field
本发明涉及电力系统二次设备检测技术,并且更具体地,涉及一种评估二次设备存储异常风险点的方法及系统。The present invention relates to a secondary equipment detection technology in a power system, and more specifically, to a method and system for evaluating abnormal storage risk points of secondary equipment.
背景技术Background technique
随着半导体工艺的不断发展,元器件集成度的提高导致单粒子翻转对二次设备的影响愈发明显。对于集成电路中器件的单粒子效应,单粒子翻转会在核心芯片的存储结构发生故障。最终导致在板卡上的芯片硬件个体出现异常,程序部分代码运行不正确,运行过程中可能出现非预期的告警或重启闭锁,甚至是保护发生误动。在现有阶段亟需解决基于单粒子翻转的二次设备存储可靠性问题,对二次设备存储异常风险点进行评估。With the continuous development of semiconductor technology and the improvement of component integration, the impact of single event upset on secondary equipment has become more and more obvious. For the single event effect of devices in integrated circuits, single event upsets can cause malfunctions in the memory structure of the core chip. Ultimately, the individual chip hardware on the board is abnormal, some program codes run incorrectly, unexpected alarms or restart lockouts may occur during operation, and even protection malfunctions occur. At the current stage, it is urgent to solve the storage reliability problem of secondary equipment based on single event flipping, and evaluate the abnormal risk points of secondary equipment storage.
现有的二次设备存储可靠性问题研究主要是整体从硬件架构、软件架构等方面介绍了对保护装置中的存储结构会发生影响。但为了详细分析二次设备中存储异常的风险点,需要研究单粒子翻转对保护装置存储异常的机理特性,分析对二次设备中关键部件的影响。但现阶段引入软错误率量化评估二次设备存储风险的方法及公式中,其数据获取途径表达不清晰,并且方法较为理想,未考虑数据获取难度。而且芯片可靠性评估属于静态的评估,未考虑实际应用中不同存储单元由于使用频率和负载影响,从而与实际情况差异较大。目前在二次设备领域未见相关分析研究。The existing research on the storage reliability of secondary equipment mainly introduces the impact on the storage structure in the protection device from the aspects of hardware architecture and software architecture as a whole. However, in order to analyze the risk points of storage abnormalities in secondary equipment in detail, it is necessary to study the mechanism and characteristics of single event upset on storage abnormalities of protection devices, and analyze the impact on key components in secondary equipment. However, in the method and formula for quantitatively evaluating the storage risk of secondary equipment introduced at this stage, the data acquisition method is not clearly expressed, and the method is ideal, without considering the difficulty of data acquisition. Moreover, chip reliability evaluation is a static evaluation, which does not take into account that different storage units in actual applications are greatly different from the actual situation due to the influence of frequency of use and load. At present, there is no relevant analysis and research in the field of secondary equipment.
发明内容Contents of the invention
为了解决现有技术中二次设备中存储单元的芯片可靠性评估的数据获取途径不清晰,未考虑数据获取难度,并且只考虑了静态评估的问题,本发明提供一种评估二次设备存储异常风险点方法及系统。In order to solve the problem in the prior art that the data acquisition method of the chip reliability evaluation of the storage unit in the secondary device is not clear, the difficulty of data acquisition is not considered, and only the static evaluation is considered, the present invention provides a method for evaluating the storage abnormality of the secondary device Risk point method and system.
根据本发明的一方面,本发明提供一种评估二次设备存储异常风险点的方法,所述方法包括:According to one aspect of the present invention, the present invention provides a method for evaluating abnormal storage risk points of secondary equipment, the method comprising:
根据单粒子翻转对二次设备的集成电路中具备存储单元的芯片的不同影响,结合电力网络中的二次设备典型拓扑结构,确定所述具备存储单元的芯片中的待评估存储异常风险点;According to the different effects of single event upset on chips with storage units in the integrated circuits of secondary equipment, combined with the typical topology of secondary equipment in the power network, determine the storage abnormality risk points to be evaluated in the chips with storage units;
根据待评估存储异常风险点的数据特性,按照预先设置的原始软错误率匹配规则确定待评估存储异常风险点的原始软错误率,其中,所述数据特性包括待评估存储异常风险点是否存在软错误率数据和是否存在单粒子翻转饱和截面数据;According to the data characteristics of the storage abnormal risk point to be evaluated, the original soft error rate of the storage abnormal risk point to be evaluated is determined according to the preset original soft error rate matching rule, wherein the data characteristics include whether there is a soft error rate at the storage abnormal risk point to be evaluated. Error rate data and presence or absence of single event flipping saturation cross-section data;
基于待评估存储异常风险点的加固特性,根据设置的第一修正表达式和原始软错误率确定待评估存储异常风险点的第一修正软错误率,其中,所述加固特性包括待评估存储风险点是否支持检测并纠正内存错误ECC算法;Based on the reinforcement characteristics of storage abnormal risk points to be evaluated, the first corrected soft error rate of the storage abnormal risk points to be evaluated is determined according to the set first correction expression and the original soft error rate, wherein the reinforcement characteristics include the storage risk points to be evaluated Whether the point supports the ECC algorithm for detecting and correcting memory errors;
根据设置的第二修正表达式对第一修正软错误率进行地理位置修正,确定待评估存储异常风险点的第二修正软错误率;Carry out geographical location correction on the first corrected soft error rate according to the set second corrected expression, and determine the second corrected soft error rate of the storage abnormality risk point to be evaluated;
基于待存储异常风险点的使用频率和负载率,根据设置的第三修正表达式和第二修正软错误率确定待评估存储异常风险点的动态软错误率;Based on the use frequency and load rate of the abnormal risk point to be stored, the dynamic soft error rate of the abnormal risk point to be evaluated is determined according to the set third modified expression and the second modified soft error rate;
根据待评估存储异常风险点的动态软错误率确定待评估存储异常风险点的风险等级。The risk level of the storage abnormality risk point to be evaluated is determined according to the dynamic soft error rate of the storage abnormality risk point to be evaluated.
可选地,根据待评估存储异常风险点的数据特性,按照预先设置的原始软错误率匹配规则确定待评估存储异常风险点的原始软错误率,包括:Optionally, according to the data characteristics of the storage abnormal risk point to be evaluated, the original soft error rate of the storage abnormal risk point to be evaluated is determined according to the preset original soft error rate matching rule, including:
当待评估存储异常风险点存在软错误率数据时,将获取的待评估存储异常风险点对应的软错误率数据作为其原始软错误率;When there is soft error rate data at the storage abnormal risk point to be evaluated, the obtained soft error rate data corresponding to the storage abnormal risk point to be evaluated is used as its original soft error rate;
当待评估存储异常风险点不存在软错误率数据,且存在单粒子翻转饱和截面数据时,根据待评估存储异常风险点实验地中子通量和单粒子翻转饱和截面值确定原始软错误率,其表达式为:When there is no soft error rate data at the storage anomaly risk point to be evaluated, and there is single event reversal saturation cross-section data, the original soft error rate is determined according to the experimental neutron flux and single event reversal saturation cross-section value of the storage abnormality risk point to be evaluated, Its expression is:
式中, , 和分别为待评估存储异常风险点原始软错误率,实验数据地中子通量和单粒子翻转饱和截面值;In the formula, , with Respectively, the original soft error rate of the storage anomaly risk point to be evaluated, the neutron flux of the experimental data and the saturation cross-section value of single event upset;
当待评估存储异常风险点不存在软错误率数据,且不存在单粒子翻转饱和截面数据时,根据待评估存储异常风险点的制程和存储介质容量确定原始软错误率,其表达式为:When there is no soft error rate data and single event flipping saturation cross-section data at the storage abnormality risk point to be evaluated, the original soft error rate is determined according to the process and storage medium capacity of the storage abnormality risk point to be evaluated, and its expression is:
式中, 和 分别为待评估存储异常风险点根据其制程确定的软错误率典型值和存储容量。In the formula, with are respectively the typical value of the soft error rate and the storage capacity of the abnormal storage risk point to be evaluated according to its manufacturing process.
可选地,基于待评估存储异常风险点的加固特性,根据设置的第一修正表达式和原始软错误率确定待评估存储异常风险点的第一修正软错误率,包括:Optionally, based on the reinforcement characteristics of the storage abnormal risk point to be evaluated, the first corrected soft error rate of the storage abnormal risk point to be evaluated is determined according to the set first corrected expression and the original soft error rate, including:
当待评估存储风险点支持检测并纠正内存错误ECC算法时,第一修正表达式为:When the storage risk point to be evaluated supports the ECC algorithm for detecting and correcting memory errors, the first correction expression is:
式中,是待评估存储风险点第一修正软错误率, 是常数;In the formula, is the first corrected soft error rate of the storage risk point to be evaluated, is a constant;
当待评估存储风险点不支持检测并纠正内存错误ECC算法时,第一修正表达式为:When the storage risk point to be evaluated does not support the ECC algorithm for detecting and correcting memory errors, the first correction expression is:
。 .
可选地,根据设置的第二修正表达式对第一修正软错误率进行地理位置修正,确定待评估存储异常风险点的第二修正软错误率,其中,第二修正表达式为:Optionally, the geographical location correction is performed on the first corrected soft error rate according to the set second corrected expression to determine the second corrected soft error rate of the abnormal storage risk point to be evaluated, wherein the second corrected expression is:
式中,和 分别是待评估存储风险点第二修正软错误率和其使用地中子通量。In the formula, with are respectively the second corrected soft error rate of the storage risk point to be evaluated and the neutron flux used by it.
可选地,基于待存储异常风险点的使用频率和负载率,根据设置的第三修正表达式和第二修正软错误率确定待评估存储异常风险点的动态软错误率,其中,第三修正表达式为:Optionally, based on the usage frequency and load rate of the abnormal risk point to be stored, the dynamic soft error rate of the storage abnormal risk point to be evaluated is determined according to the set third modified expression and the second modified soft error rate, wherein the third modified The expression is:
式中, ,和 分别为待评估存储异常风险点的动态软错误率,使用频率和负载率,当等于1时,表示实时参与运行,当 等于1时,表示满载参与运行。In the formula, , with are respectively the dynamic soft error rate, usage frequency and load rate of storage exception risk points to be evaluated, when When it is equal to 1, it means real-time participation in running, when When it is equal to 1, it means full load is involved in running.
根据本发明的另一方面,本发明提供一种评估二次设备存储异常风险点的系统,所述系统包括:According to another aspect of the present invention, the present invention provides a system for evaluating abnormal storage risk points of secondary equipment, the system comprising:
第一结果单元,用于根据单粒子翻转对二次设备的集成电路中具备存储单元的芯片的不同影响,结合电力网络中的二次设备典型拓扑结构,确定所述具备存储单元的芯片中的待评估存储异常风险点;The first result unit is used to determine, according to the different influences of single event upsets on the chips with storage units in the integrated circuits of secondary devices, combined with the typical topology of secondary devices in the power network, to determine the Abnormal risk points of storage to be assessed;
第一计算单元,用于根据待评估存储异常风险点的数据特性,按照预先设置的原始软错误率匹配规则确定待评估存储异常风险点的原始软错误率,其中,所述数据特性包括待评估存储异常风险点是否存在软错误率数据和是否存在单粒子翻转饱和截面数据;The first calculation unit is configured to determine the original soft error rate of the storage abnormality risk point to be evaluated according to the data characteristics of the storage abnormality risk point to be evaluated according to the preset original soft error rate matching rule, wherein the data characteristics include the data characteristics to be evaluated Store whether there is soft error rate data and whether there is single event flipping saturation cross-section data at abnormal risk points;
第二计算单元,用于基于待评估存储异常风险点的加固特性,根据设置的第一修正表达式和原始软错误率确定待评估存储异常风险点的第一修正软错误率,其中,所述加固特性包括待评估存储风险点是否支持检测并纠正内存错误ECC算法;The second calculation unit is configured to determine the first modified soft error rate of the storage abnormal risk point to be evaluated based on the hardening characteristics of the storage abnormal risk point to be evaluated according to the set first modified expression and the original soft error rate, wherein the The hardening features include whether the storage risk point to be evaluated supports the ECC algorithm for detecting and correcting memory errors;
第三计算单元,用于根据设置的第二修正表达式对第一修正软错误率进行地理位置修正,确定待评估存储异常风险点的第二修正软错误率;The third calculation unit is used to correct the geographical position of the first corrected soft error rate according to the set second corrected expression, and determine the second corrected soft error rate of the storage abnormality risk point to be evaluated;
第四计算单元,用于基于待存储异常风险点的使用频率和负载率,根据设置的第三修正表达式和第二修正软错误率确定待评估存储异常风险点的动态软错误率;The fourth calculation unit is used to determine the dynamic soft error rate of the abnormal risk point to be evaluated and stored according to the set third correction expression and the second corrected soft error rate based on the usage frequency and load rate of the abnormal risk point to be stored;
第二结果单元,用于根据待评估存储异常风险点的动态软错误率确定待评估存储异常风险点的风险等级。The second result unit is configured to determine the risk level of the storage abnormal risk point to be evaluated according to the dynamic soft error rate of the storage abnormal risk point to be evaluated.
可选地,第一计算单元根据待评估存储异常风险点的数据特性,按照预先设置的原始软错误率匹配规则确定待评估存储异常风险点的原始软错误率,包括:Optionally, the first calculation unit determines the original soft error rate of the storage abnormality risk point to be evaluated according to the data characteristics of the storage abnormality risk point to be evaluated according to the preset original soft error rate matching rule, including:
当待评估存储异常风险点存在软错误率数据时,将获取的待评估存储异常风险点对应的软错误率数据作为其原始软错误率;When there is soft error rate data at the storage abnormal risk point to be evaluated, the obtained soft error rate data corresponding to the storage abnormal risk point to be evaluated is used as its original soft error rate;
当待评估存储异常风险点不存在软错误率数据,且存在单粒子翻转饱和截面数据时,根据待评估存储异常风险点实验地中子通量和单粒子翻转饱和截面值确定原始软错误率,其表达式为:When there is no soft error rate data at the storage anomaly risk point to be evaluated, and there is single event reversal saturation cross-section data, the original soft error rate is determined according to the experimental neutron flux and single event reversal saturation cross-section value of the storage abnormality risk point to be evaluated, Its expression is:
式中,, 和 分别为待评估存储异常风险点原始软错误率,实验数据地中子通量和单粒子翻转饱和截面值;In the formula, , with Respectively, the original soft error rate of the storage anomaly risk point to be evaluated, the neutron flux of the experimental data and the saturation cross-section value of single event upset;
当待评估存储异常风险点不存在软错误率数据,且不存在单粒子翻转饱和截面数据时,根据待评估存储异常风险点的制程和存储介质容量确定原始软错误率,其表达式为:When there is no soft error rate data and single event flipping saturation cross-section data at the storage abnormality risk point to be evaluated, the original soft error rate is determined according to the process and storage medium capacity of the storage abnormality risk point to be evaluated, and its expression is:
式中, 和分别为待评估存储异常风险点根据其制程确定的软错误率典型值和存储容量。In the formula, with are respectively the typical value of the soft error rate and the storage capacity of the abnormal storage risk point to be evaluated according to its manufacturing process.
可选地,第二计算单元基于待评估存储异常风险点的加固特性,根据设置的第一修正表达式和原始软错误率确定待评估存储异常风险点的第一修正软错误率,包括:Optionally, the second calculation unit determines the first corrected soft error rate of the storage abnormal risk point to be assessed according to the set first corrected expression and the original soft error rate based on the reinforcement characteristics of the storage abnormal risk point to be assessed, including:
当待评估存储风险点支持检测并纠正内存错误ECC算法时,第一修正表达式为:When the storage risk point to be evaluated supports the ECC algorithm for detecting and correcting memory errors, the first correction expression is:
式中,是待评估存储风险点第一修正软错误率,是常数;In the formula, is the first corrected soft error rate of the storage risk point to be evaluated, is a constant;
当待评估存储风险点不支持检测并纠正内存错误ECC算法时,第一修正表达式为:When the storage risk point to be evaluated does not support the ECC algorithm for detecting and correcting memory errors, the first correction expression is:
。 .
可选地,第三计算单元根据设置的第二修正表达式对第一修正软错误率进行地理位置修正,确定待评估存储异常风险点的第二修正软错误率,其中,第二修正表达式为:Optionally, the third calculation unit performs geographical correction on the first corrected soft error rate according to the set second corrected expression, and determines the second corrected soft error rate of the storage abnormality risk point to be evaluated, wherein the second corrected expression for:
式中, 和 分别是待评估存储风险点第二修正软错误率和其使用地中子通量。In the formula, with are respectively the second corrected soft error rate of the storage risk point to be evaluated and the neutron flux used by it.
可选地,第四计算单元基于待存储异常风险点的使用频率和负载率,根据设置的第三修正表达式和第二修正软错误率确定待评估存储异常风险点的动态软错误率,其中,第三修正表达式为:Optionally, the fourth calculation unit determines the dynamic soft error rate of the abnormal risk point to be evaluated according to the set third modified expression and the second modified soft error rate based on the usage frequency and load rate of the abnormal risk point to be stored, wherein , the third modified expression is:
式中,,和 分别为待评估存储异常风险点的动态软错误率,使用频率和负载率,当等于1时,表示实时参与运行,当等于1时,表示满载参与运行。In the formula, , with are respectively the dynamic soft error rate, usage frequency and load rate of storage exception risk points to be evaluated, when When it is equal to 1, it means real-time participation in running, when When it is equal to 1, it means full load is involved in running.
本发明技术方案提供的评估二次设备存储异常风险点的方法及系统结合存储芯片单粒子翻转特点和二次设备典型拓扑结构确定所述具备存储单元的芯片中的待评估存储异常风险点,并基于其数据特性,采用不同方法确定其原始软错误率,根据其加固特性和地理位置对原始错误率进行修正, 以及考虑其使用频率和负载率得到其动态软错误率,最后根据动态软错误率的大小确定其风险等级。所述方法和系统实现了对二次设备中的潜在存储异常点的量化评估,能够指导厂家开展芯片选型,促进生产厂家加强风险点预防改进,研发高可靠性的二次设备,从而提升电网安全稳定运行的能力。The method and system for evaluating storage abnormality risk points of secondary equipment provided by the technical solution of the present invention combine the characteristics of single-event flipping of storage chips and the typical topological structure of secondary equipment to determine storage abnormality risk points to be evaluated in chips with storage units, and Based on its data characteristics, different methods are used to determine its original soft error rate, the original error rate is corrected according to its reinforcement characteristics and geographical location, and its dynamic soft error rate is obtained by considering its use frequency and load rate, and finally according to the dynamic soft error rate The size determines its risk level. The method and system realize quantitative evaluation of potential storage abnormal points in secondary equipment, can guide manufacturers to carry out chip selection, promote manufacturers to strengthen prevention and improvement of risk points, and develop high-reliability secondary equipment, thereby improving power grid Ability to operate safely and stably.
附图说明Description of drawings
通过参考下面的附图,可以更为完整地理解本发明的示例性实施方式:A more complete understanding of the exemplary embodiments of the present invention can be had by referring to the following drawings:
图1为根据本发明优选实施方式的评估二次设备存储异常风险点的方法的流程图;Fig. 1 is a flow chart of a method for evaluating abnormal risk points of secondary equipment storage according to a preferred embodiment of the present invention;
图2为根据本发明优选实施方式的评估二次设备存储异常风险点的系统的结构示意图。Fig. 2 is a schematic structural diagram of a system for assessing abnormal storage risk points of secondary equipment according to a preferred embodiment of the present invention.
具体实施方式detailed description
现在参考附图介绍本发明的示例性实施方式,然而,本发明可以用许多不同的形式来实施,并且不局限于此处描述的实施例,提供这些实施例是为了详尽地且完全地公开本发明,并且向所属技术领域的技术人员充分传达本发明的范围。对于表示在附图中的示例性实施方式中的术语并不是对本发明的限定。在附图中,相同的单元/元件使用相同的附图标记。Exemplary embodiments of the present invention will now be described with reference to the drawings; however, the present invention may be embodied in many different forms and are not limited to the embodiments described herein, which are provided for the purpose of exhaustively and completely disclosing the present invention. invention and fully convey the scope of the invention to those skilled in the art. The terms used in the exemplary embodiments shown in the drawings do not limit the present invention. In the figures, the same units/elements are given the same reference numerals.
除非另有说明,此处使用的术语(包括科技术语)对所属技术领域的技术人员具有通常的理解含义。另外,可以理解的是,以通常使用的词典限定的术语,应当被理解为与其相关领域的语境具有一致的含义,而不应该被理解为理想化的或过于正式的意义。Unless otherwise stated, the terms (including scientific and technical terms) used herein have the meanings commonly understood by those skilled in the art. In addition, it can be understood that terms defined by commonly used dictionaries should be understood to have consistent meanings in the context of their related fields, and should not be understood as idealized or overly formal meanings.
图1为根据本发明优选实施方式的评估二次设备存储异常风险点的方法的流程图。如图1所示,本优选实施方式所述的评估二次设备存储异常风险点的方法从步骤101开始。Fig. 1 is a flow chart of a method for assessing abnormal storage risk points of secondary equipment according to a preferred embodiment of the present invention. As shown in FIG. 1 , the method for assessing abnormal storage risk points of secondary equipment described in this preferred embodiment starts from
在步骤101,根据单粒子翻转对二次设备的集成电路中具备存储单元的芯片的不同影响,结合电力网络中的二次设备典型拓扑结构,确定所述具备存储单元的芯片中的待评估存储异常风险点。In
在一个实施例中,根据2019-2021年继电保护数据,国网地区某厂商在运装置共计55940台,记载的保护装置本体缺陷321次,各类芯片失效次数共计100次。110kV及以上线路及辅助保护设备中CPU插件由启动CPU和保护CPU两个板卡构成,一般由包含具备存储功能的处理器、FPGA、存储芯片、ADC芯片、电源芯片等芯片构成,数量上,板卡通常包括1片CPU、1片FPGA、1片飞索半导体的Flash、1片MICROCHIP的Flash、5片美光的DDR2、2片AD7606的ADC等,而在主控CPU芯片、FPGA、存储芯片、ADC、电源芯片中会出现单粒子翻转现象。In one embodiment, according to the relay protection data from 2019 to 2021, a manufacturer in the State Grid area has a total of 55,940 devices in operation, 321 recorded defects in the protection device body, and a total of 100 failures of various chips. The CPU plug-in of 110kV and above lines and auxiliary protection equipment is composed of two boards, the startup CPU and the protection CPU. Generally, it is composed of processors with storage functions, FPGAs, memory chips, ADC chips, power chips and other chips. In terms of quantity, The board usually includes 1 piece of CPU, 1 piece of FPGA, 1 piece of Flash of Spansion Semiconductor, 1 piece of Flash of MICROCHIP, 5 pieces of DDR2 of Micron, 2 pieces of ADC of AD7606, etc. , ADC, and power supply chips will have single-event upsets.
CPU的单粒子翻转可能的故障位置是内部存储单元、触发器、用户和控制寄存器位、无法通过处理器指令集访问的寄存器以及嵌入式存储器,如寄存器文件和缓存。主控芯片发生单粒子翻转,可能会影响CPU对采集数据按照一定保护算法的实时运算,导致在保护动作条件之外驱动开出信号,进而作用于出口插件的相应继电器,最终驱动操作插件发生误动作。Possible failure locations for a single-event upset of a CPU are internal memory cells, flip-flops, user and control register bits, registers not accessible through the processor's instruction set, and embedded memory such as register files and caches. A single-event flip of the main control chip may affect the CPU’s real-time calculation of the collected data according to a certain protection algorithm, causing the drive to send out a signal outside the protection action condition, and then act on the corresponding relay of the outlet plug-in, and finally drive the plug-in to operate incorrectly. action.
SRAM型FPGA的单粒子翻转故障模型包括两类,用户位中的SEU会导致瞬态错误,而配置位中的SEU会导致永久性错误。FPGA发生单粒子翻转,可能会影响FPGA定时多路并行采集,进而影响CPU对采集数据的实时运算最终发生误动作。对于智能站,可能会影响接收SV、GOOSE报文,进而影响CPU的处理,接收CPU跳闸命令。The single-event upset failure model of SRAM-based FPGAs includes two categories, SEU in user bits will cause transient errors, and SEU in configuration bits will cause permanent errors. A single event flip occurs in the FPGA, which may affect the timing of multi-channel parallel acquisition by the FPGA, which in turn will affect the real-time calculation of the collected data by the CPU and eventually cause malfunctions. For the intelligent station, it may affect the reception of SV and GOOSE messages, and then affect the processing of the CPU and receive the CPU trip command.
Flash的单粒子翻转故障类型分为两种。发生在存储单元,作用机理主要与浮栅上电荷损失过程相关,当浮栅上的电荷量发生改变时,存储状态也就发生改变,浮栅错误在连续重新读取后仍存在;控制电路和页缓冲器的翻转会导致存储单元的位故障,连续读取后错误消失。DDR的单粒子翻转故障分为两种。包含大量的错误地址位置,涵盖逻辑内存的广泛区域,分为逻辑行上地址位置翻转故障和逻辑列上地址位置翻转故障。There are two types of single event upset faults in Flash. Occurs in memory cells, the mechanism of action is mainly related to the process of charge loss on the floating gate, when the amount of charge on the floating gate changes, the storage state also changes, and the floating gate error still exists after continuous re-reading; the control circuit and Flipping of the page buffer causes a bit fault of the memory cell, and the error disappears after consecutive reads. There are two types of DDR single event upset faults. Contains a large number of erroneous address locations, covering a broad area of logical memory, divided into address location flip faults on logical rows and address location flip faults on logical columns.
RAM发生单粒子翻转,可能会影响CPU通过指令将程序拷贝到RAM运行,改变运行期间的数据变量,导致程序运行异常。Flash发生单粒子翻转,可能会影响CPU通过指令将存储于FLASH内的程序拷贝,导致程序运行异常。A single event flip occurs in RAM, which may affect the CPU to copy the program to RAM for execution through instructions, change the data variables during operation, and cause the program to run abnormally. A single event flip occurs in the Flash, which may affect the copying of the program stored in the FLASH by the CPU through instructions, causing the program to run abnormally.
单粒子翻转故障主要发生在ADC的数字电路部分如输出锁存器中。Single event upset faults mainly occur in the digital circuit part of the ADC such as the output latch.
对于供电模块来说,一般只关心在SET相应下输出电压的变化。For the power supply module, generally only care about the change of the output voltage under the SET response.
通过上次二次设备的典型拓扑结构和单粒子翻转对二次设备的集成电路中具备存储单元的芯片的不同影响可知,二次设备中所有具备存储单元的CPU,FPGA,Flash,DDR2,ADC等都是可能存在存储异常的待评估存储异常风险点。According to the typical topological structure of the secondary device and the different effects of single event flipping on the chip with the storage unit in the integrated circuit of the secondary device, it can be seen that all CPUs, FPGAs, Flash, DDR2, ADCs with storage units in the secondary device and so on are storage exception risk points to be evaluated that may have storage exceptions.
在步骤102,根据待评估存储异常风险点的数据特性,按照预先设置的原始软错误率匹配规则确定待评估存储异常风险点的原始软错误率,其中,所述数据特性包括待评估存储异常风险点是否存在软错误率数据和是否存在单粒子翻转饱和截面数据。In
优选地,根据待评估存储异常风险点的数据特性,按照预先设置的原始软错误率匹配规则确定待评估存储异常风险点的原始软错误率,包括:Preferably, according to the data characteristics of the storage abnormal risk point to be evaluated, the original soft error rate of the storage abnormal risk point to be evaluated is determined according to the preset original soft error rate matching rule, including:
当待评估存储异常风险点存在软错误率数据时,将获取的待评估存储异常风险点对应的软错误率数据作为其原始软错误率;When there is soft error rate data at the storage abnormal risk point to be evaluated, the obtained soft error rate data corresponding to the storage abnormal risk point to be evaluated is used as its original soft error rate;
当待评估存储异常风险点不存在软错误率数据,且存在单粒子翻转饱和截面数据时,根据待评估存储异常风险点实验地中子通量和单粒子翻转饱和截面值确定原始软错误率,其表达式为:When there is no soft error rate data at the storage anomaly risk point to be evaluated, and there is single event reversal saturation cross-section data, the original soft error rate is determined according to the experimental neutron flux and single event reversal saturation cross-section value of the storage abnormality risk point to be evaluated, Its expression is:
式中,, 和分别为待评估存储异常风险点原始软错误率,实验数据地中子通量和单粒子翻转饱和截面值;In the formula, , with Respectively, the original soft error rate of the storage anomaly risk point to be evaluated, the neutron flux of the experimental data and the saturation cross-section value of single event upset;
当待评估存储异常风险点不存在软错误率数据,且不存在单粒子翻转饱和截面数据时,根据待评估存储异常风险点的制程和存储介质容量确定原始软错误率,其表达式为:When there is no soft error rate data and single event flipping saturation cross-section data at the storage abnormality risk point to be evaluated, the original soft error rate is determined according to the process and storage medium capacity of the storage abnormality risk point to be evaluated, and its expression is:
式中,和分别为待评估存储异常风险点根据其制程确定的软错误率典型值和存储容量。In the formula, with are respectively the typical value of the soft error rate and the storage capacity of the abnormal storage risk point to be evaluated according to its manufacturing process.
在一个实施例中:In one embodiment:
主控芯片中的CPU是可以通过芯片厂商提供的软错误率数据和国内外航天机构提供的辐射效应试验测试数据获取的,相关网站包括ESA辐照数据库、宇航电子器件空间辐射效应数据库、TI公司的FIT估算器等。比如TI公司某款基于ARM9的处理器,可查阅得到原始软错误率为1.5FIT,折算可得故障频率为1.5/10E-09*24=3.6E-08次/(天·个),与上述实施例中国网地区某厂商的继电保护缺陷数据较为吻合。The CPU in the main control chip can be obtained through the soft error rate data provided by the chip manufacturer and the radiation effect test data provided by domestic and foreign space agencies. Relevant websites include ESA radiation database, aerospace electronic device space radiation effect database, TI company The FIT estimator etc. For example, for a certain ARM9-based processor of TI, the original soft error rate can be found to be 1.5FIT, and the converted fault frequency is 1.5/10E-09*24=3.6E-08 times/(day·piece), which is the same as the above In the embodiment, the relay protection defect data of a manufacturer in the China Network area is relatively consistent.
对于FPGA,可以通过获取单粒子翻转饱和截面值确定原始软错误率。比如,对于某款Spartan-6系列FPGA具备0.5Mbit的CRAM和18Kb的BRAM,根据单粒子翻转试验其CRAM翻转饱和截面值为8.1E-15cm2/bit,BRAM翻转饱和截面值为1.41E-14cm2/bit。采用公式进行计算可得CRAM原始软错误率为104.98FIT/Mb,BRAM原始软错误为182.74FIT/Mb。For FPGAs, the raw soft error rate can be determined by obtaining the single event upset saturation cross section value. For example, for a certain Spartan-6 series FPGA equipped with 0.5Mbit CRAM and 18Kb BRAM, according to the single event flipping test, its CRAM flipping saturation cross section value is 8.1E-15cm2/bit, and the BRAM flipping saturation cross section value is 1.41E-14cm2/bit bit. use the formula After calculation, the original soft error rate of CRAM is 104.98FIT/Mb, and the original soft error rate of BRAM is 182.74FIT/Mb.
对于Flash芯片和DDR2,在无法获取原始软错误率和单粒子翻转饱和截面值的情况下,可根据待评估存储异常风险点的制程和存储介质容量确定原始软错误率。比如,当Flash芯片存储容量为4Mb,采用32nm制程时取其软错误率典型值为10FIT/Mb,根据计算公式可确定其原始软错误率为40FIT。当DDR芯片存储容量为1Gb,取软错误率典型值为1FIT/Mb时,根据计算公式可确定其原始软错误率为1024FIT。For Flash chips and DDR2, if the original soft error rate and single event upset saturation cross-section value cannot be obtained, the original soft error rate can be determined according to the process and storage medium capacity of the storage abnormality risk point to be evaluated. For example, when the storage capacity of the Flash chip is 4Mb and the 32nm process is used, the typical value of its soft error rate is 10FIT/Mb. According to the calculation formula, its original soft error rate can be determined as 40FIT. When the storage capacity of the DDR chip is 1Gb and the typical value of the soft error rate is 1FIT/Mb, the original soft error rate can be determined to be 1024FIT according to the calculation formula.
在步骤103,基于待评估存储异常风险点的加固特性,根据设置的第一修正表达式和原始软错误率确定待评估存储异常风险点的第一修正软错误率,其中,所述加固特性包括待评估存储风险点是否支持检测并纠正内存错误ECC算法。In
优选地,基于待评估存储异常风险点的加固特性,根据设置的第一修正表达式和原始软错误率确定待评估存储异常风险点的第一修正软错误率,包括:Preferably, based on the reinforcement characteristics of the storage abnormality risk point to be evaluated, the first modified soft error rate of the storage abnormality risk point to be evaluated is determined according to the set first modified expression and the original soft error rate, including:
当待评估存储风险点支持检测并纠正内存错误ECC算法时,第一修正表达式为:When the storage risk point to be evaluated supports the ECC algorithm for detecting and correcting memory errors, the first correction expression is:
式中,是待评估存储风险点第一修正软错误率,是常数;In the formula, is the first corrected soft error rate of the storage risk point to be evaluated, is a constant;
当待评估存储风险点不支持检测并纠正内存错误ECC算法时,第一修正表达式为:When the storage risk point to be evaluated does not support the ECC algorithm for detecting and correcting memory errors, the first correction expression is:
。 .
在步骤104,根据设置的第二修正表达式对第一修正软错误率进行地理位置修正,确定待评估存储异常风险点的第二修正软错误率。In
在一个实施例中,当配置的RAM支持ECC算法时,由于其99.8%的错误可以被纠正,取0.02,当其原始软错误率为52.41FIT时,根据第一修正表达式可知其第一修正软错误率为1.05。In one embodiment, when the configured RAM supports the ECC algorithm, since 99.8% of its errors can be corrected, Taking 0.02, when the original soft error rate is 52.41FIT, according to the first modified expression, it can be known that the first modified soft error rate is 1.05.
优选地,根据设置的第二修正表达式对第一修正软错误率进行地理位置修正,确定待评估存储异常风险点的第二修正软错误率,其中,第二修正表达式为:Preferably, the geographical location correction is performed on the first corrected soft error rate according to the set second corrected expression, and the second corrected soft error rate of the abnormal storage risk point to be evaluated is determined, wherein the second corrected expression is:
式中,和 分别是待评估存储风险点第二修正软错误率和其使用地中子通量。In the formula, with are respectively the second corrected soft error rate of the storage risk point to be evaluated and the neutron flux used by it.
在一个实施例中,比如一个CPU的原始软错误率是根据其在纽约实验地测试得到的,当其在中国北京使用时,则需要根据纽约实验地和北京使用地的中子通量In one embodiment, for example, the original soft error rate of a CPU is obtained according to its test in New York, and when it is used in Beijing, China, it needs to be based on the neutron flux of the New York experiment and Beijing.
在步骤105,基于待存储异常风险点的使用频率和负载率,根据设置的第三修正表达式和第二修正软错误率确定待评估存储异常风险点的动态软错误率。In
优选地,基于待存储异常风险点的使用频率和负载率,根据设置的第三修正表达式和第二修正软错误率确定待评估存储异常风险点的动态软错误率,其中,第三修正表达式为:Preferably, based on the use frequency and load rate of the abnormal risk point to be stored, the dynamic soft error rate of the abnormal risk point to be evaluated is determined according to the set third modified expression and the second modified soft error rate, wherein the third modified expression The formula is:
式中, ,和分别为待评估存储异常风险点的动态软错误率,使用频率和负载率,当 等于1时,表示实时参与运行,当等于1时,表示满载参与运行。In the formula, , with are respectively the dynamic soft error rate, usage frequency and load rate of storage exception risk points to be evaluated, when When it is equal to 1, it means real-time participation in running, when When it is equal to 1, it means full load is involved in running.
在一个实施例中,根据待评估存储异常风险点参与运行的时间长短和负载容量,分别为使用频率与负载率赋值。In one embodiment, the use frequency and load rate are respectively assigned according to the length of time and load capacity of the storage abnormality risk point to be evaluated.
在步骤106,根据待评估存储异常风险点的动态软错误率确定待评估存储异常风险点的风险等级。In
在一个实施例中,确定待评估存储异常风险点的动态软错误率以后,则可以根据需要划分的风险等级,设置与风险等级对应的动态软错误率阈值,并根据所述动态软错误率阈值生成相应的判断区间,从而根据待评估存储异常风险点的动态软错误率所属判断区间确定其风险等级。In one embodiment, after determining the dynamic soft error rate of the storage abnormal risk point to be evaluated, the dynamic soft error rate threshold corresponding to the risk level can be set according to the risk level that needs to be divided, and according to the dynamic soft error rate threshold The corresponding judgment interval is generated, so as to determine the risk level according to the judgment interval of the dynamic soft error rate of the storage abnormal risk point to be evaluated.
图2为根据本发明优选实施方式的评估二次设备存储异常风险点的系统的结构示意图。如图2所示,本优选实施方式所述的评估二次设备存储异常风险点的系统包括:Fig. 2 is a schematic structural diagram of a system for assessing abnormal storage risk points of secondary equipment according to a preferred embodiment of the present invention. As shown in Figure 2, the system for assessing abnormal risk points of secondary equipment storage described in this preferred embodiment includes:
第一结果单元201,用于根据单粒子翻转对二次设备的集成电路中具备存储单元的芯片的不同影响,结合电力网络中的二次设备典型拓扑结构,确定所述具备存储单元的芯片中的待评估存储异常风险点;The
第一计算单元202,用于根据待评估存储异常风险点的数据特性,按照预先设置的原始软错误率匹配规则确定待评估存储异常风险点的原始软错误率,其中,所述数据特性包括待评估存储异常风险点是否存在软错误率数据和是否存在单粒子翻转饱和截面数据;The
第二计算单元203,用于基于待评估存储异常风险点的加固特性,根据设置的第一修正表达式和原始软错误率确定待评估存储异常风险点的第一修正软错误率,其中,所述加固特性包括待评估存储风险点是否支持检测并纠正内存错误ECC算法;The
第三计算单元204,用于根据设置的第二修正表达式对第一修正软错误率进行地理位置修正,确定待评估存储异常风险点的第二修正软错误率;The
第四计算单元205,用于基于待存储异常风险点的使用频率和负载率,根据设置的第三修正表达式和第二修正软错误率确定待评估存储异常风险点的动态软错误率;The
第二结果单元206,用于根据待评估存储异常风险点的动态软错误率确定待评估存储异常风险点的风险等级。The
优选地,第一计算单元202根据待评估存储异常风险点的数据特性,按照预先设置的原始软错误率匹配规则确定待评估存储异常风险点的原始软错误率,包括:Preferably, the
当待评估存储异常风险点存在软错误率数据时,将获取的待评估存储异常风险点对应的软错误率数据作为其原始软错误率;When there is soft error rate data at the storage abnormal risk point to be evaluated, the obtained soft error rate data corresponding to the storage abnormal risk point to be evaluated is used as its original soft error rate;
当待评估存储异常风险点不存在软错误率数据,且存在单粒子翻转饱和截面数据时,根据待评估存储异常风险点实验地中子通量和单粒子翻转饱和截面值确定原始软错误率,其表达式为:When there is no soft error rate data at the storage anomaly risk point to be evaluated, and there is single event reversal saturation cross-section data, the original soft error rate is determined according to the experimental neutron flux and single event reversal saturation cross-section value of the storage abnormality risk point to be evaluated, Its expression is:
式中, , 和分别为待评估存储异常风险点原始软错误率,实验数据地中子通量和单粒子翻转饱和截面值;In the formula, , with Respectively, the original soft error rate of the storage anomaly risk point to be evaluated, the neutron flux of the experimental data and the saturation cross-section value of single event upset;
当待评估存储异常风险点不存在软错误率数据,且不存在单粒子翻转饱和截面数据时,根据待评估存储异常风险点的制程和存储介质容量确定原始软错误率,其表达式为:When there is no soft error rate data and single event flipping saturation cross-section data at the storage abnormality risk point to be evaluated, the original soft error rate is determined according to the process and storage medium capacity of the storage abnormality risk point to be evaluated, and its expression is:
式中, 和分别为待评估存储异常风险点根据其制程确定的软错误率典型值和存储容量。In the formula, with are respectively the typical value of the soft error rate and the storage capacity of the abnormal storage risk point to be evaluated according to its manufacturing process.
优选地,第二计算单元203基于待评估存储异常风险点的加固特性,根据设置的第一修正表达式和原始软错误率确定待评估存储异常风险点的第一修正软错误率,包括:Preferably, the
当待评估存储风险点支持检测并纠正内存错误ECC算法时,第一修正表达式为:When the storage risk point to be evaluated supports the ECC algorithm for detecting and correcting memory errors, the first correction expression is:
式中,是待评估存储风险点第一修正软错误率, 是常数;In the formula, is the first corrected soft error rate of the storage risk point to be evaluated, is a constant;
当待评估存储风险点不支持检测并纠正内存错误ECC算法时,第一修正表达式为:When the storage risk point to be evaluated does not support the ECC algorithm for detecting and correcting memory errors, the first correction expression is:
。 .
优选地,第三计算单元204根据设置的第二修正表达式对第一修正软错误率进行地理位置修正,确定待评估存储异常风险点的第二修正软错误率,其中,第二修正表达式为:Preferably, the
式中, 和分别是待评估存储风险点第二修正软错误率和其使用地中子通量。In the formula, with are respectively the second corrected soft error rate of the storage risk point to be evaluated and the neutron flux used by it.
优选地,第四计算单元205基于待存储异常风险点的使用频率和负载率,根据设置的第三修正表达式和第二修正软错误率确定待评估存储异常风险点的动态软错误率,其中,第三修正表达式为:Preferably, the
式中, ,和 分别为待评估存储异常风险点的动态软错误率,使用频率和负载率,当 等于1时,表示实时参与运行,当 等于1时,表示满载参与运行。In the formula, , with are respectively the dynamic soft error rate, usage frequency and load rate of storage exception risk points to be evaluated, when When it is equal to 1, it means real-time participation in running, when When it is equal to 1, it means full load is involved in running.
本优选实施方式所述的评估二次设备存储异常风险点的系统对待评估储能异常风险点通过其数字特性确定其原始软错误率,根据其加固特性和地理位置对原始软错误率进行修正,然后考虑其使用频率和负载率确定动态软错误率后,根据动态软错误率确定其存储异常风险等级的步骤与本发明所述评估二次设备存储异常风险点的方法采取的步骤相同,达到的技术效果也相同,在此不再赘述。The system for evaluating abnormal risk points of secondary equipment storage described in this preferred embodiment determines the original soft error rate of the abnormal risk point of energy storage to be evaluated through its digital characteristics, and corrects the original soft error rate according to its reinforcement characteristics and geographical location, Then, after determining the dynamic soft error rate by considering its use frequency and load rate, the steps of determining its storage abnormal risk level according to the dynamic soft error rate are the same as the steps taken in the method for evaluating secondary equipment storage abnormal risk points described in the present invention, and the achieved The technical effect is also the same, and will not be repeated here.
已经通过参考少量实施方式描述了本发明。然而,本领域技术人员所公知的,正如附带的专利权利要求所限定的,除了本发明以上公开的其他的实施例等同地落在本发明的范围内。The invention has been described with reference to a small number of embodiments. However, it is clear to a person skilled in the art that other embodiments than the invention disclosed above are equally within the scope of the invention, as defined by the appended patent claims.
通常地,在权利要求中使用的所有术语都根据他们在技术领域的通常含义被解释,除非在其中被另外明确地定义。所有的参考“一个/所述/该[装置、组件等]”都被开放地解释为所述装置、组件等中的至少一个实例,除非另外明确地说明。这里公开的任何方法的步骤都没必要以公开的准确的顺序运行,除非明确地说明。Generally, all terms used in the claims are to be interpreted according to their ordinary meaning in the technical field, unless explicitly defined otherwise therein. All references to "a/the/the [means, component, etc.]" are openly construed to mean at least one instance of said means, component, etc., unless expressly stated otherwise. The steps of any method disclosed herein do not have to be performed in the exact order disclosed, unless explicitly stated.
本领域内的技术人员应明白,本申请的实施例可提供为方法、系统、或计算机程序产品。因此,本申请可采用完全硬件实施例、完全软件实施例、或结合软件和硬件方面的实施例的形式。而且,本申请可采用在一个或多个其中包含有计算机可用程序代码的计算机可用存储介质(包括但不限于磁盘存储器、CD-ROM、光学存储器等)上实施的计算机程序产品的形式。Those skilled in the art should understand that the embodiments of the present application may be provided as methods, systems, or computer program products. Accordingly, the present application may take the form of an entirely hardware embodiment, an entirely software embodiment, or an embodiment combining software and hardware aspects. Furthermore, the present application may take the form of a computer program product embodied on one or more computer-usable storage media (including but not limited to disk storage, CD-ROM, optical storage, etc.) having computer-usable program code embodied therein.
本申请是参照根据本申请实施例的方法、设备(系统)、和计算机程序产品的流程图和/或方框图来描述的。应理解可由计算机程序指令实现流程图和/或方框图中的每一流程和/或方框、以及流程图和/或方框图中的流程和/或方框的结合。可提供这些计算机程序指令到通用计算机、专用计算机、嵌入式处理机或其他可编程数据处理设备的处理器以产生一个机器,使得通过计算机或其他可编程数据处理设备的处理器执行的指令产生用于实现在流程图一个流程或多个流程和/或方框图一个方框或多个方框中指定的功能的装置。The present application is described with reference to flowcharts and/or block diagrams of methods, apparatus (systems), and computer program products according to embodiments of the present application. It should be understood that each procedure and/or block in the flowchart and/or block diagram, and combinations of procedures and/or blocks in the flowchart and/or block diagram can be realized by computer program instructions. These computer program instructions may be provided to a general purpose computer, special purpose computer, embedded processor, or processor of other programmable data processing equipment to produce a machine such that the instructions executed by the processor of the computer or other programmable data processing equipment produce a Means for realizing the functions specified in one or more steps of the flowchart and/or one or more blocks of the block diagram.
这些计算机程序指令也可存储在能引导计算机或其他可编程数据处理设备以特定方式工作的计算机可读存储器中,使得存储在该计算机可读存储器中的指令产生包括指令装置的制造品,该指令装置实现在流程图一个流程或多个流程和/或方框图一个方框或多个方框中指定的功能。These computer program instructions may also be stored in a computer-readable memory capable of directing a computer or other programmable data processing apparatus to operate in a specific manner, such that the instructions stored in the computer-readable memory produce an article of manufacture comprising instruction means, the instructions The device realizes the function specified in one or more procedures of the flowchart and/or one or more blocks of the block diagram.
这些计算机程序指令也可装载到计算机或其他可编程数据处理设备上,使得在计算机或其他可编程设备上执行一系列操作步骤以产生计算机实现的处理,从而在计算机或其他可编程设备上执行的指令提供用于实现在流程图一个流程或多个流程和/或方框图一个方框或多个方框中指定的功能的步骤。These computer program instructions can also be loaded onto a computer or other programmable data processing device, causing a series of operational steps to be performed on the computer or other programmable device to produce a computer-implemented process, thereby The instructions provide steps for implementing the functions specified in the flow chart flow or flows and/or block diagram block or blocks.
最后应当说明的是:以上实施例仅用以说明本发明的技术方案而非对其限制,尽管参照上述实施例对本发明进行了详细的说明,所属领域的普通技术人员应当理解:依然可以对本发明的具体实施方式进行修改或者等同替换,而未脱离本发明精神和范围的任何修改或者等同替换,其均应涵盖在本发明的权利要求保护范围之内。Finally, it should be noted that the above embodiments are only used to illustrate the technical solutions of the present invention and not to limit them. Although the present invention has been described in detail with reference to the above embodiments, those of ordinary skill in the art should understand that: the present invention can still be Any modifications or equivalent replacements that do not depart from the spirit and scope of the present invention shall fall within the protection scope of the claims of the present invention.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202211381393.6A CN115421967B (en) | 2022-11-04 | 2022-11-04 | Method and system for evaluating storage abnormal risk point of secondary equipment |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202211381393.6A CN115421967B (en) | 2022-11-04 | 2022-11-04 | Method and system for evaluating storage abnormal risk point of secondary equipment |
Publications (2)
Publication Number | Publication Date |
---|---|
CN115421967A true CN115421967A (en) | 2022-12-02 |
CN115421967B CN115421967B (en) | 2022-12-30 |
Family
ID=84208076
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202211381393.6A Active CN115421967B (en) | 2022-11-04 | 2022-11-04 | Method and system for evaluating storage abnormal risk point of secondary equipment |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN115421967B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117932621A (en) * | 2024-02-22 | 2024-04-26 | 中国标准化研究院 | A smart home terminal risk assessment method and system based on big data |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104035834A (en) * | 2014-07-02 | 2014-09-10 | 东南大学 | Buffering reliability analytical method considering safeguard measures |
CN106096821A (en) * | 2016-06-01 | 2016-11-09 | 广东电网有限责任公司电力科学研究院 | A kind of for analyzing data processing method and the system that relay protection system lost efficacy |
CN111552590A (en) * | 2020-04-16 | 2020-08-18 | 国电南瑞科技股份有限公司 | Detection and recovery method and system for memory bit overturning of power secondary equipment |
WO2022037022A1 (en) * | 2020-08-21 | 2022-02-24 | 国电南瑞科技股份有限公司 | Online parallel processing soft error real-time error detection and recovery method and system |
-
2022
- 2022-11-04 CN CN202211381393.6A patent/CN115421967B/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104035834A (en) * | 2014-07-02 | 2014-09-10 | 东南大学 | Buffering reliability analytical method considering safeguard measures |
CN106096821A (en) * | 2016-06-01 | 2016-11-09 | 广东电网有限责任公司电力科学研究院 | A kind of for analyzing data processing method and the system that relay protection system lost efficacy |
CN111552590A (en) * | 2020-04-16 | 2020-08-18 | 国电南瑞科技股份有限公司 | Detection and recovery method and system for memory bit overturning of power secondary equipment |
WO2022037022A1 (en) * | 2020-08-21 | 2022-02-24 | 国电南瑞科技股份有限公司 | Online parallel processing soft error real-time error detection and recovery method and system |
Non-Patent Citations (1)
Title |
---|
曾东华: "一种嵌入式系统软错误率评估方法", 《信息技术与信息化》 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117932621A (en) * | 2024-02-22 | 2024-04-26 | 中国标准化研究院 | A smart home terminal risk assessment method and system based on big data |
Also Published As
Publication number | Publication date |
---|---|
CN115421967B (en) | 2022-12-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Stoddard et al. | A hybrid approach to FPGA configuration scrubbing | |
Mitra et al. | Robust system design to overcome CMOS reliability challenges | |
US9646125B2 (en) | Method for conversion of commercial microprocessor to radiation-hardened processor and resulting processor | |
US20070011513A1 (en) | Selective activation of error mitigation based on bit level error count | |
US20140164839A1 (en) | Programmable device, method for reconfiguring programmable device, and electronic device | |
Asadi et al. | Soft error mitigation for SRAM-based FPGAs | |
Sari et al. | Scrubbing-based SEU mitigation approach for Systems-on-Programmable-Chips | |
Asadi et al. | Analytical techniques for soft error rate modeling and mitigation of FPGA-based designs | |
Lin et al. | Soft-error hardening designs of nanoscale CMOS latches | |
CN102901924B (en) | The method of the single-particle inversion characteristic of a kind of part of detecting triplication redundancy FPGA | |
She et al. | Reducing critical configuration bits via partial TMR for SEU mitigation in FPGAs | |
CN115421967B (en) | Method and system for evaluating storage abnormal risk point of secondary equipment | |
CN111459712A (en) | SRAM type FPGA single event upset error correction method and single event upset error correction circuit | |
Ahmed et al. | NBTI resistant SRAM design | |
US8892967B2 (en) | Measurement device and measurement method | |
Wu et al. | Soft error rate reduction using redundancy addition and removal | |
Palframan et al. | Time redundant parity for low-cost transient error detection | |
Rivers et al. | Reliability challenges and system performance at the architecture level | |
Narsale et al. | Variation-tolerant hierarchical voltage monitoring circuit for soft error detection | |
JP2008522525A (en) | Electronic device having logic circuit and method for designing logic circuit. | |
Cheng et al. | Radiation-hardened test design for aerospace SoC | |
Anjankar et al. | Fault Tolerant and Correction System Using Triple Modular Redundancy | |
Zhang et al. | Real-time redundant scrubbing (RRS) system for radiation protection on SRAM-based FPGA | |
Li et al. | SRAM FPGAs single event upsets detection method based on selective readback | |
Kudva et al. | Balancing new reliability challenges and system performance at the architecture level |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |