CN115293093A - MBSE-based relay board card design method and design device - Google Patents
MBSE-based relay board card design method and design device Download PDFInfo
- Publication number
- CN115293093A CN115293093A CN202210960839.4A CN202210960839A CN115293093A CN 115293093 A CN115293093 A CN 115293093A CN 202210960839 A CN202210960839 A CN 202210960839A CN 115293093 A CN115293093 A CN 115293093A
- Authority
- CN
- China
- Prior art keywords
- relay board
- board card
- diagram
- demand
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/392—Floor-planning or layout, e.g. partitioning or placement
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2111/00—Details relating to CAD techniques
- G06F2111/04—Constraint-based CAD
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Architecture (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
Abstract
The application discloses a relay board card design method and a relay board card design device based on MBSE, which comprise the following steps: acquiring a first demand set, wherein the first demand set comprises a plurality of system demands; traversing the first demand set, and analyzing the function types of each system demand one by one to obtain a second demand set; traversing the second demand set to obtain a function category set; acquiring an external participant set of a relay board card; analyzing the combinational logic of the interaction of the relay board card and the external participant set based on the function category set; constructing a system use case diagram according to each combinational logic and an external participant set; executing the system use case diagram according to the sequence to obtain an activity diagram; analyzing the time sequence relation between each combinational logic and the external participant set in the activity diagram to obtain a time sequence diagram; generating an internal block diagram by using the time sequence diagram; and analyzing the internal block diagram to obtain a plurality of relay board card architectures. The design method can improve the design success rate of the relay board card.
Description
Technical Field
The present disclosure relates generally to the field of computer hardware design, and more particularly, to a method and an apparatus for designing a relay board.
Background
Relays are widely used as electronic control devices in communication devices such as computers with functions of automatic adjustment, safety protection, and switching circuits. According to different application scenes, relays need to be designed into different architectures and configurations, and in the design process of existing relay boards, designers generally design the relays according to requirements provided by upstream and downstream related personnel of products and then design the relays according to design experiences of the designers. On one hand, due to the fact that understanding of various requirements of designers may have deviation, the design deviates from the design direction in the initial stage; on the other hand, according to the design by the experience of the designer, the design flow is difficult to ensure standardization, and if some links are missed, the overall design is deviated from the established design direction. And the design is carried out by depending on designers, and after the problems are solved, the problem backtracking is extremely difficult to carry out, so that the failure of the whole design task is caused.
Disclosure of Invention
In view of the above-mentioned defects or shortcomings in the prior art, it is desirable to provide a relay board design method capable of improving the design success rate.
The specific technical scheme is as follows:
the application provides a relay board card design method based on MBSE, which comprises the following steps:
acquiring a first demand set, wherein the first demand set comprises a plurality of system demands;
traversing the first demand set, and analyzing the function types of each system demand one by one to obtain a second demand set;
traversing the second demand set, and counting the function categories to obtain a function category set;
acquiring an external participant set of the relay board card;
analyzing the combined logic of the interaction of the relay board card and the external participant set based on the function category set to obtain a combined logic set;
constructing a system use diagram of the relay board card by using a combinational logic set and an external participant set;
executing the system use case diagrams in sequence to obtain an activity diagram of the relay board card;
analyzing a time sequence relation between a combinational logic set and an external participant set in an activity diagram of the relay board card to obtain a time sequence diagram of the relay board card;
generating an internal block diagram by utilizing the timing diagram of the relay board card;
and analyzing the internal block diagram to obtain at least one relay board card architecture.
Optionally, the method further comprises the following steps:
and evaluating the relay board card frameworks one by one, and screening the relay board card framework with the highest score as a relay board card block definition diagram.
Optionally, the method further comprises the following steps:
establishing a relay board card state machine based on the relay board card block definition diagram;
and verifying the working state of the relay board card state machine.
Second aspect of the invention
The application provides a relay board card design device, include:
a first acquisition module configured to obtain a first demand set, the first demand set comprising a plurality of system demands;
the first analysis module is configured to traverse the first demand set, and analyze the function types of each system demand one by one to obtain a second demand set;
the first statistical module is configured to traverse the second demand set, and count the function categories to obtain a function category set;
the second acquisition module is configured to acquire an external participant set of the relay board card;
the second analysis module is configured to analyze the combinational logic of the interaction between the relay board card and the external participant set based on the function category set to obtain a combinational logic set;
a first building module configured to build a system instance diagram of the relay board card in a combinational logic set and an external participant set;
the second construction module is configured to execute the system use case diagrams in sequence to obtain an activity diagram of the relay board card;
the third construction module is configured to analyze a time sequence relationship between a combinational logic set and an external participant set in an activity diagram of the relay board card to obtain a time sequence diagram of the relay board card;
the fourth building module is configured to generate an internal block diagram by using the timing diagram of the relay board card;
a fifth build-up module configured to analyze an internal block diagram to obtain at least one relay board architecture.
Optionally, the method further includes:
and the screening module is configured to evaluate the relay board card frameworks one by one, and screen the relay board card framework with the highest score as a relay board card block definition diagram.
Optionally, the method further includes:
a sixth building module, configured to build a relay board card state machine based on the relay board card block definition diagram;
and the verification module is configured to verify the working state of the relay board card state machine.
Third aspect
The application provides a processing device, which comprises a memory, a processor and a computer program stored in the memory and capable of running on the processor, wherein the processor executes the computer program to realize the MBSE-based relay board design method.
Fourth aspect of the invention
The present application provides a computer readable storage medium having a computer program, which when executed by a processor, implements the MBSE-based relay board design method as described above.
The beneficial effect of this application lies in:
in the method, the first requirement set is obtained according to a plurality of system requirements. It should be noted that the system requirements involved in this step are provided by integrating the opinions of all stakeholders upstream and downstream of the product, and are also requirements with standardized templates that can correspond to the functional categories in the subsequent steps. Therefore, the understanding deviation in the process of demand collection is effectively avoided, and the correctness of the whole design in the initial stage is ensured. And then, obtaining a second requirement set which can visually reflect the corresponding relation between each system requirement and the function type of the system requirement according to the specific corresponding relation between the system requirement and the function type of each system requirement in the first requirement set, and obtaining all function types related to the existing system requirements according to the second requirement set so as to obtain the function type set. And the function category set can acquire the participating equipment or devices outside the relay board card related to the functions of all the related categories, so as to obtain an external participant set. And obtaining the combinational logic set according to the interactive process of the relay board card and each external participant. And constructing a system use case diagram of the relay board card by using the combinational logic set and the external participant set so as to intuitively reflect each expected function of the relay board card. And sequentially executing the system use diagram to obtain an activity diagram of the relay board card, wherein the activity diagram can intuitively reflect specific steps in the implementation process of each function. And then according to the time sequence relation between the combinational logic set and the external participant set in the activity diagram, obtaining a time sequence diagram of the relay board card, wherein the time sequence diagram can reflect the precedence relation of specific steps of each function in the execution process. The internal block diagram can be generated according to the time sequence diagram, and the internal block diagram is used for reflecting the interface or the port which the relay board card should have for connecting with the external participant in the process of realizing each function. And finally, correspondingly obtaining a corresponding relay board card architecture design scheme according to the internal block diagram and the functions. It should be noted that the correspondence between the internal block diagram and the design scheme of the relay board card architecture is preset, and the feasibility is fully proven. In summary, the standardized design method not only performs standardized constraint in the requirement proposing process, but also performs standardized constraint in the function realizing process. Thereby ensuring the correctness of the design of the relay board card; in addition, various intermediate diagrams are obtained in the process, and the correctness of each link can be intuitively known according to the intermediate diagrams.
Drawings
Other features, objects and advantages of the present application will become more apparent upon reading of the following detailed description of non-limiting embodiments thereof, made with reference to the accompanying drawings in which:
fig. 1 is a flowchart of a relay board card design method based on MBSE provided in an embodiment of the present application;
FIG. 2 is a diagram of a first requirement set provided by an embodiment of the present application;
FIG. 3 is a diagram of a second requirement set provided by an embodiment of the present application;
FIG. 4 is a diagram illustrating a set of functional categories provided by an embodiment of the present application;
FIG. 5 is an illustration of a system provided by an embodiment of the present application;
FIG. 6 is an activity diagram provided by an embodiment of the present application;
FIG. 7 is a timing diagram provided in accordance with an embodiment of the present application;
FIG. 8 is an internal block diagram provided in an embodiment of the present application;
fig. 9 is a fixture block definition diagram according to an embodiment of the present application;
fig. 10 is a running diagram of a state machine according to an embodiment of the present application.
Detailed Description
The present application will be described in further detail with reference to the following drawings and examples. It is to be understood that the specific embodiments described herein are merely illustrative of the invention and are not to be construed as limiting the invention. It should be noted that, for convenience of description, only the portions related to the present invention are shown in the drawings.
It should be noted that, in the present application, the embodiments and features of the embodiments may be combined with each other without conflict. The present application will be described in detail below with reference to the embodiments with reference to the attached drawings.
Example 1
The embodiment provides a relay board card design method based on MBSE, and specifically refers to fig. 1, where the method includes the following steps:
acquiring a first demand set, wherein the first demand set comprises a plurality of system demands;
traversing the first demand set, and analyzing the function types of each system demand one by one to obtain a second demand set;
traversing the second demand set, and counting the function categories to obtain a function category set;
acquiring an external participant set of the relay board card;
analyzing the combined logic of the interaction of the relay board card and the external participant set based on the function category set to obtain a combined logic set;
constructing a system use case diagram of the relay board card by a combinational logic set and an external participant set;
executing the system use diagram in sequence to obtain an activity diagram of the relay board card;
analyzing a time sequence relation between a combinational logic set and an external participant set in an activity diagram of the relay board card to obtain a time sequence diagram of the relay board card;
generating an internal block diagram by utilizing the timing diagram of the relay board card;
and analyzing the internal block diagram to obtain at least one relay board card architecture.
In the method, the first requirement set is obtained according to a plurality of system requirements. It should be noted that the system requirements involved in this step are provided by integrating the opinions of all stakeholders upstream and downstream of the product, and are also requirements with standardized templates that can correspond to the functional categories in the subsequent steps. Therefore, the understanding deviation in the process of demand collection is effectively avoided, and the correctness of the whole design in the initial stage is ensured. And then, obtaining a second requirement set which can visually reflect the corresponding relation between the system requirements and the function categories according to the specific corresponding relation between the system requirements and the function categories in the first requirement set, and obtaining all function categories related to the existing system requirements according to the second requirement set so as to obtain the function category set. And acquiring the participating equipment or devices outside the relay board card related to the functions of each relevant class from the function class set so as to obtain an external participant set. And obtaining the combinational logic set according to the interactive process of the relay board card and each external participant. And constructing a system use case diagram of the relay board card by using the combinational logic set and the external participant set so as to intuitively reflect each function expected to be achieved by the relay board card. And sequentially executing the system use diagram to obtain an activity diagram of the relay board card, wherein the activity diagram can intuitively reflect specific steps in the implementation process of each function. And then according to the time sequence relation between the combinational logic set and the external participant set in the activity diagram, obtaining a time sequence diagram of the relay board card, wherein the time sequence diagram can reflect the precedence relation of specific steps of each function in the execution process. And generating the internal block diagram from the time sequence diagram, wherein the internal block diagram is used for reflecting the interface or the port which the relay board card should have for connecting with an external participant in the process of realizing each function. And finally, correspondingly obtaining a corresponding relay board card architecture design scheme according to the internal block diagram and the functions. It should be noted that the correspondence between the internal block diagram and the design scheme of the relay board card architecture is preset, and the feasibility of the correspondence is fully proven.
In summary, the standardized design method not only performs standardized constraint in the requirement proposing process, but also performs standardized constraint in the function realizing process. Thereby ensuring the correctness of the design of the relay board card; in addition, various intermediate diagrams are obtained in the process, and the correctness of each link can be intuitively understood according to the intermediate diagrams.
The design method adopts the MBSE design idea, wherein each link can also adopt a computer program related to the MBSE.
In the above steps, several schemes of the relay board card architecture are generally obtained, and in order to ensure that the designed relay board card has the best performance, each scheme needs to be evaluated, at this time, each scheme is generally scored by adopting a six-sigma design standard, and after the scheme with the highest score is obtained, the block definition diagram of the relay board card can be obtained by taking the scheme as a template. And a state machine for simulating and testing various functions of the relay board card can be created by the block definition diagram, and whether the interactive function between the relay board card corresponding to the scheme and each external participant can be tested by running the state machine so as to verify the correctness of the whole design result, wherein the verification test process does not involve hardware investment, so that the economy of the relay board card design process is improved, and the popularization and the promotion are facilitated.
The following describes a specific implementation process of the above design method by taking fig. 2-fig. 10 as an example, where fig. 2 is a first requirement set mentioned in this embodiment, and the requirement numbers and various system requirements are listed in this figure. According to the correspondence between each system requirement and each category of function, fig. 3 that defines the correspondence between each system requirement and each category of function is obtained through sorting, and fig. 3 is a second requirement set mentioned in this embodiment. The functions of the various categories appearing in fig. 3, that is, the power distribution receiving function, the status feedback function, the information receiving function, and the signal status indication function, are summarized to obtain fig. 4, and fig. 4 is a function category set mentioned in this embodiment. As can be seen from analysis of functions required by the relay board card, external participants related to the functions include the CPU board card, the power board card, and the chassis light, and a set formed by the above three boards is the external participant set mentioned in this embodiment. The interaction process between the relay board card and the three is analyzed to obtain the combinational logic of the communication of each party, and a system use diagram based on the system requirements in fig. 2 can be constructed according to the combinational logic and the external participants, as shown in fig. 5. And then, executing the functions in the system use diagram in sequence to obtain the activity diagram as shown in fig. 6. Then, the timing chart shown in fig. 7 can be obtained according to the timing relationship of each function. Further, according to the timing diagram, the ports or interfaces involved when the relay board card and each external participant cooperate to realize each function can be obtained, and thus a corresponding internal block diagram can be obtained, as shown in fig. 8. And obtaining a plurality of feasible relay board card framework schemes by the internal block diagram. According to the internal block diagram in fig. 8, a feasible solution of the relay board card architecture is as follows: CPLD + optical coupler; FPGA + optocouplers; the single chip microcomputer + CPLD; singlechip + FPGA. And then, scoring the four schemes respectively by adopting a six-sigma design standard to obtain a scheme with the highest score, namely an architecture combination of the CPLD and the optocoupler, and forming a fixture block definition diagram by the architecture combination, as shown in fig. 9. Finally, a corresponding state machine is created from the fixture block definition diagram shown in fig. 9, as shown in fig. 10, and it can be verified whether the design solution obtained based on the above design process meets the requirements of each system in fig. 2 by running the state machine.
Example 2
This embodiment provides a relay integrated circuit board design device, includes:
a first acquisition module configured to obtain a first demand set, the first demand set comprising a plurality of system demands;
the first analysis module is configured to traverse the first demand set, and analyze the function types of each system demand one by one to obtain a second demand set;
the first statistical module is configured to traverse the second demand set, and count the function categories to obtain a function category set;
a second acquisition module configured to acquire an external participant set of the relay board card;
the second analysis module is configured to analyze the combinational logic of the interaction between the relay board card and the external participant set based on the function category set to obtain a combinational logic set;
a first building module configured to build a system instance diagram of the relay board card in a combinational logic set and an external participant set;
the second construction module is configured to execute the system use case diagrams in sequence to obtain an activity diagram of the relay board card;
the third construction module is configured to analyze a time sequence relationship between a combinational logic set and an external participant set in an activity diagram of the relay board card to obtain a time sequence diagram of the relay board card;
the fourth building module is configured to generate an internal block diagram by using the timing diagram of the relay board card;
a fifth build-up module configured to analyze an internal block diagram to obtain at least one relay board architecture.
And the screening module is configured to evaluate the relay board card frameworks one by one, and screen the relay board card framework with the highest score as a relay board card block definition diagram.
The sixth building module is configured to build a relay board card state machine based on the relay board card block definition diagram;
and the verification module is configured to verify the working state of the relay board card state machine.
The design device is used for obtaining an optimal architecture scheme of the relay board card according to the MBSE-based relay board card design method, and verifying the corresponding relation between the scheme and each system requirement.
Example 3
The embodiment provides a processing device, which includes a memory, a processor, and a computer program stored in the memory and executable on the processor, and the processor executes the computer program to implement the MBSE-based relay board design method as described in embodiment 1.
Example 4
The present embodiment provides a computer-readable storage medium having a computer program, which when executed by a processor implements the MBSE-based relay board design method as described in embodiment 1.
The above description is only a preferred embodiment of the application and is illustrative of the principles of the technology employed. It will be appreciated by a person skilled in the art that the scope of the invention as referred to in the present application is not limited to the embodiments with a specific combination of the above-mentioned features, but also covers other embodiments with any combination of the above-mentioned features or their equivalents without departing from the inventive concept. For example, the above features may be replaced with (but not limited to) features having similar functions disclosed in the present application.
Claims (8)
1. A relay board card design method based on MBSE is characterized by comprising the following steps:
acquiring a first demand set, wherein the first demand set comprises a plurality of system demands;
traversing the first requirement set, and analyzing the function types of each system requirement one by one to obtain a second requirement set;
traversing the second demand set, and counting the function categories to obtain a function category set;
acquiring an external participant set of the relay board card;
analyzing the combined logic of the interaction of the relay board card and the external participant set based on the function category set to obtain a combined logic set;
constructing a system use diagram of the relay board card by using a combinational logic set and an external participant set;
executing the system use diagram in sequence to obtain an activity diagram of the relay board card;
analyzing the time sequence relation between a combinational logic set and an external participant set in the activity diagram of the relay board card to obtain a time sequence diagram of the relay board card;
generating an internal block diagram by utilizing the timing diagram of the relay board card;
and analyzing the internal block diagram to obtain at least one relay board card architecture.
2. The MBSE-based relay board card design method as recited in claim 1, further comprising the steps of:
and evaluating the relay board card frameworks one by one, and screening the relay board card framework with the highest score as a relay board card block definition diagram.
3. The MBSE-based relay board card design method of claim 2, further comprising the steps of:
establishing a relay board card state machine based on the relay board card block definition diagram;
and verifying the working state of the relay board card state machine.
4. The utility model provides a relay board card design device which characterized in that includes:
a first acquisition module configured to obtain a first demand set, the first demand set including a plurality of system demands;
the first analysis module is configured to traverse the first demand set, and analyze the function types of each system demand one by one to obtain a second demand set;
the first statistical module is configured to traverse the second demand set, and count the function categories to obtain a function category set;
the second acquisition module is configured to acquire an external participant set of the relay board card;
the second analysis module is configured to analyze the combinational logic of the interaction between the relay board card and the external participant set based on the function category set to obtain a combinational logic set;
a first building module configured to build a system instance diagram of the relay board card in a combinational logic set and an external participant set;
the second construction module is configured to execute the system use case diagrams in sequence to obtain an activity diagram of the relay board card;
the third construction module is configured to analyze a time sequence relationship between a combinational logic set and an external participant set in an activity diagram of the relay board card to obtain a time sequence diagram of the relay board card;
the fourth building module is configured to generate an internal block diagram by using the timing diagram of the relay board card;
a fifth build-up module configured to analyze an internal block diagram to obtain at least one relay board architecture.
5. The relay board design device of claim 4, further comprising:
and the screening module is configured to evaluate the relay board card frameworks one by one, and screen the relay board card framework with the highest score as a relay board card block definition diagram.
6. The relay board design device of claim 5, further comprising:
the sixth building module is configured to build a relay board card state machine based on the relay board card block definition diagram;
and the verification module is configured to verify the working state of the relay board card state machine.
7. A processing apparatus comprising a memory, a processor, and a computer program stored in the memory and executable on the processor, wherein the processor when executing the computer program implements the MBSE-based relay board design method of any one of claims 1 to 3.
8. A computer-readable storage medium having a computer program, wherein the computer program, when executed by a processor, implements the MBSE-based relay board design method of any of claims 1 to 3.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210960839.4A CN115293093A (en) | 2022-08-11 | 2022-08-11 | MBSE-based relay board card design method and design device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210960839.4A CN115293093A (en) | 2022-08-11 | 2022-08-11 | MBSE-based relay board card design method and design device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN115293093A true CN115293093A (en) | 2022-11-04 |
Family
ID=83827413
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210960839.4A Pending CN115293093A (en) | 2022-08-11 | 2022-08-11 | MBSE-based relay board card design method and design device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN115293093A (en) |
-
2022
- 2022-08-11 CN CN202210960839.4A patent/CN115293093A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10296685B2 (en) | Failure logic modeling method for a high-speed railway train operation control on-board system | |
| CN111190812A (en) | Automatic test framework based on embedded equipment | |
| CN105786695B (en) | Data test method and system | |
| CN106021093A (en) | Test case reuse method and system | |
| CN106372301A (en) | Method and system for detecting visualization and configuration consistency of configuration file of intelligent substation | |
| CN107220539B (en) | Demand-based IMA security verification analysis method | |
| Bernardo et al. | Stochastic process algebra: From an algebraic formalism to an architectural description language | |
| US8364449B2 (en) | Process for automatic creation of wiring simulation | |
| CN114417768B (en) | Digital-analog hybrid simulation method and system of Ethernet chip | |
| CN103376340A (en) | Adapter plate, a multi-platform serial test system and method | |
| CN116821001B (en) | Verification method and device of input/output subsystem, electronic equipment and medium | |
| CN105844066A (en) | Design verification method for passive tag chip | |
| CN114816980A (en) | Automatic testing device and method for embedded communication system | |
| CN115576768A (en) | Universal verification platform architecture automatic generation method based on UVM | |
| Pataricza et al. | UML-based design and formal analysis of a safety-critical railway control software module | |
| CN102929651B (en) | Chip-array-based on-line loading system and loading method thereof | |
| CN115293093A (en) | MBSE-based relay board card design method and design device | |
| Cichocki et al. | Formal support for fault modelling and analysis | |
| CN104866640A (en) | Full FIFO (first in, first out) circuit design method and universal test bench of method | |
| CN209264906U (en) | CVC-200T hardware intelligent test system | |
| CN110717305A (en) | Method, system, device and medium suitable for verifying and confirming FPGA | |
| US7373623B2 (en) | Method and apparatus for locating circuit deviations | |
| CN113835946B (en) | Pressure test method for data exchange | |
| CN113157575A (en) | Prototype test verification system of programmable logic device software | |
| CN110941932B (en) | Demand modeling and verifying method for hardware logic design |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |