CN115237703B - Method, device and equipment for debugging substrate management control chip and readable medium - Google Patents
Method, device and equipment for debugging substrate management control chip and readable medium Download PDFInfo
- Publication number
- CN115237703B CN115237703B CN202211147297.5A CN202211147297A CN115237703B CN 115237703 B CN115237703 B CN 115237703B CN 202211147297 A CN202211147297 A CN 202211147297A CN 115237703 B CN115237703 B CN 115237703B
- Authority
- CN
- China
- Prior art keywords
- module
- video data
- memory
- function
- control chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 47
- 238000000034 method Methods 0.000 title claims abstract description 44
- 230000006870 function Effects 0.000 claims abstract description 160
- 230000004044 response Effects 0.000 claims abstract description 51
- 230000002159 abnormal effect Effects 0.000 claims abstract description 32
- 238000001514 detection method Methods 0.000 claims abstract description 28
- 238000013102 re-test Methods 0.000 claims abstract description 9
- 238000006243 chemical reaction Methods 0.000 claims description 70
- 238000012545 processing Methods 0.000 claims description 57
- 238000012795 verification Methods 0.000 claims description 43
- 230000005856 abnormality Effects 0.000 claims description 33
- 238000013481 data capture Methods 0.000 claims description 23
- 238000003860 storage Methods 0.000 claims description 19
- 230000007488 abnormal function Effects 0.000 claims description 11
- 238000004590 computer program Methods 0.000 claims description 11
- 238000012986 modification Methods 0.000 claims description 6
- 230000004048 modification Effects 0.000 claims description 6
- 238000007689 inspection Methods 0.000 claims description 4
- 238000004519 manufacturing process Methods 0.000 abstract description 17
- 238000013461 design Methods 0.000 description 15
- 238000010586 diagram Methods 0.000 description 11
- 238000012360 testing method Methods 0.000 description 11
- 230000008569 process Effects 0.000 description 8
- 230000003287 optical effect Effects 0.000 description 4
- 238000011160 research Methods 0.000 description 4
- 230000006835 compression Effects 0.000 description 3
- 238000007906 compression Methods 0.000 description 3
- 238000009960 carding Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000000835 fiber Substances 0.000 description 2
- 238000012858 packaging process Methods 0.000 description 2
- 238000012827 research and development Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 239000005043 ethylene-methyl acrylate Substances 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
- Debugging And Monitoring (AREA)
Abstract
The invention provides a method, a device, equipment and a readable medium for debugging video functions in a baseboard management control chip, wherein the method comprises the following steps: responding to the substrate management control chip to carry out the tape-out retest, and judging whether the video function of the substrate management control chip is abnormal or not; responding to the video function abnormity of the substrate management control chip, and detecting the functions of each module in the substrate management control chip; and in response to the detection result of the module being the module function abnormity, modifying the code of the abnormal module. By using the scheme of the invention, the speed of debugging the video function of the substrate management control chip can be greatly improved, the project period is shortened, the flow of starting the mass production chip can be accelerated, and the success of mass production of the mass production chip is ensured.
Description
Technical Field
The present invention relates to the field of computers, and more particularly, to a method, an apparatus, a device, and a readable medium for video function debugging in a baseboard management control chip.
Background
In the conventional video processing flow in the baseboard management control chip, after video data at a server host end is transmitted to a VGA (video graphics array) of the baseboard management control chip for processing through PCIe (peripheral component interconnect express), original video data in an RGB (red, green and blue) format is generated, the original video data is firstly cached in DDR (double data rate) outside a chip, then the original RGB data is captured in the chip through a data capture module, the original video data in the RGB format is converted into data in the YUV format through a color space conversion module (RGB 2 YUV), then the Y, U, V data is cached (FIFO) through storage resources in the chip, according to the requirement of a post-level JPEG compression format, the BLOCK data is transmitted to a post-level JPEG IP (joint photographic experts group) according to the conversion sequence of the BLOCK format, 16Y _ FIFOs, 16U _ FIFOs and 16V _ FIFOs are needed, and meanwhile according to project practice experience, aiming at the maximum resolution (1920 x 1200), the situation that the FIFO cannot be full and the situation of the FIFO can be met and the situation that the FIFO cannot be lost can be caused by 8 bits. Then, the compressed data is input to JPEG compressed IP (supporting YUV444/YUV422/YUV420 compressed format) according to the sequence of BLOCK, the compressed data is written into DDR after being compressed, EMAC (network card) drives the compressed data to be read, and the video data is transmitted to a remote place through a network for remote display.
In the design of the video compression function of the substrate management control chip, a plurality of self-research sub-modules are provided, and the design logics of the sub-modules are complex and are places where errors are easy to occur. Meanwhile, the clock frequency under the VGA high resolution is higher, and the FPGA prototype verification scene cannot be verified, so that a great risk exists in the real chip stream back test, which is a great disadvantage or risk point under the traditional scheme.
Disclosure of Invention
In view of this, an embodiment of the present invention provides a method, an apparatus, a device, and a readable medium for debugging a video function in a baseboard management control chip, which can greatly increase the speed of debugging the video function of the baseboard management control chip, shorten a project period, accelerate a process of starting a mass-production chip, and ensure the success of mass-production of the mass-production chip.
In view of the above, an aspect of the embodiments of the present invention provides a method for debugging a video function in a baseboard management control chip, including the following steps:
responding to the substrate management control chip to carry out the tape-out retest, and judging whether the video function of the substrate management control chip is abnormal or not;
responding to video function abnormity of the substrate management control chip, and detecting functions of all modules in the substrate management control chip;
and in response to the detection result of the module being the module function abnormity, modifying the code of the abnormal module.
According to one embodiment of the invention, the modules for detecting comprise a data capture module, a color space conversion module, a BLOCK conversion module and a compressed data output module.
According to one embodiment of the invention, the detecting the functions of the modules in the baseboard management control chip in response to the video function abnormality of the baseboard management control chip comprises the following steps:
storing video data to be tested into a first memory, and sending the video data to be tested into a data capturing module for processing;
storing the video data processed by the data capture module into a second memory;
verifying the video data in the second memory;
in response to the consistency of the verification result, determining that the data capture module is normal in function;
and determining the function abnormality of the data capture module in response to the inconsistency of the verification result.
According to one embodiment of the present invention, verifying the video data in the second memory includes:
and verifying the video data in the second memory by using the video data to be tested stored in the first memory.
According to one embodiment of the invention, the data to be tested comprises one or more frames of video data with a resolution of 640 x 480.
According to one embodiment of the invention, the detecting the functions of the modules in the baseboard management control chip in response to the video function abnormality of the baseboard management control chip comprises the following steps:
storing video data to be tested into a first memory, and sending the video data to be tested into a color space conversion module for processing;
storing the video data processed by the color space conversion module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the verification result, and determining that the color space conversion module is normal in function;
and determining that the function of the color space conversion module is abnormal in response to the inconsistency of the verification result.
According to one embodiment of the invention, the data to be tested comprises one or more lines of video data with a resolution of 640 x 480.
According to one embodiment of the invention, the detecting the functions of the modules in the baseboard management control chip in response to the video function abnormality of the baseboard management control chip comprises the following steps:
storing the video data to be tested into a first memory, and sending the video data to be tested into a BLOCK conversion module for processing;
storing the video data processed by the BLOCK conversion module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the check result, and determining that the function of the BLOCK conversion module is normal;
and determining the abnormal function of the BLOCK conversion module in response to the inconsistency of the check results.
According to one embodiment of the invention, the data to be tested comprises 16 or 32 lines of video data with a resolution of 640 x 480.
According to one embodiment of the invention, the detecting the functions of the modules in the baseboard management control chip in response to the video function abnormality of the baseboard management control chip comprises the following steps:
storing the video data to be tested into a first memory, and sending the video data to be tested into a compressed data output module for processing;
storing the video data processed by the compressed data output module into a second memory;
verifying the video data in the second memory;
in response to the consistency of the verification result, determining that the function of the compressed data output module is normal;
and determining the function abnormality of the compressed data output module in response to the inconsistency of the check result.
According to one embodiment of the invention, the data to be tested comprises a threshold number of frames of complete JPGE compressed data.
According to an embodiment of the present invention, further comprising:
setting self-inspection sub-modules for each module in the substrate management control chip;
each self-test sub-module receives an enabling signal of the controller so that the self-test sub-module detects the function of the corresponding module.
In another aspect of the embodiments of the present invention, there is also provided an apparatus for debugging a video function in a baseboard management control chip, the apparatus including:
the judging module is configured to respond to the substrate management control chip to carry out the tape-out retest and judge whether the video function of the substrate management control chip is abnormal or not;
the detection module is configured to respond to the video function abnormity of the substrate management control chip and detect the functions of each module in the substrate management control chip;
and the processing module is configured to respond to the detection result of the module as the module function abnormity and modify the codes of the abnormal modules.
According to an embodiment of the invention, the detection module is further configured to:
storing video data to be tested into a first memory, and sending the video data to be tested into a data capturing module for processing;
storing the video data processed by the data capture module into a second memory;
verifying the video data in the second memory;
in response to the consistency of the verification result, determining that the data capture module is normal in function;
and determining the abnormal function of the data capture module in response to the inconsistency of the verification result.
According to an embodiment of the invention, the detection module is further configured to:
storing video data to be tested into a first memory, and sending the video data to be tested into a color space conversion module for processing;
storing the video data processed by the color space conversion module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the verification result, and determining that the color space conversion module is normal in function;
and determining that the function of the color space conversion module is abnormal in response to the inconsistency of the verification result.
According to an embodiment of the invention, the detection module is further configured to:
storing the video data to be tested into a first memory, and sending the video data to be tested into a BLOCK conversion module for processing;
storing the video data processed by the BLOCK conversion module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the check result, and determining that the function of the BLOCK conversion module is normal;
and determining the abnormal function of the BLOCK conversion module in response to the inconsistency of the check results.
According to an embodiment of the invention, the detection module is further configured to:
storing the video data to be tested into a first memory, and sending the video data to be tested into a compressed data output module for processing;
storing the video data processed by the compressed data output module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the verification result, and determining that the function of the compressed data output module is normal;
and determining the function abnormality of the compressed data output module in response to the inconsistency of the check results.
In another aspect of an embodiment of the present invention, there is also provided a computer apparatus including:
at least one processor; and
a memory storing computer instructions executable on the processor, the instructions when executed by the processor implementing the steps of any of the methods described above.
In another aspect of the embodiments of the present invention, there is also provided a computer-readable storage medium storing a computer program, which when executed by a processor implements the steps of any one of the above-mentioned methods.
The invention has the following beneficial technical effects: according to the method for debugging the video function in the substrate management control chip provided by the embodiment of the invention, the video function of the substrate management control chip is judged whether to be abnormal or not by responding to the substrate management control chip to carry out the tape-out retest; responding to the video function abnormity of the substrate management control chip, and detecting the functions of each module in the substrate management control chip; the technical scheme of responding to the module detection result as module function abnormity and modifying codes of the abnormal modules can greatly improve the speed of debugging the video function of the substrate management control chip, shorten the project period, accelerate the process of starting the mass production chip and ensure the success of mass production of the mass production chip.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the embodiments or the prior art descriptions will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present invention, and it is obvious for those skilled in the art that other embodiments can be obtained according to the drawings without creative efforts.
FIG. 1 is a schematic flow chart diagram of a method for video function debugging in a baseboard management control chip according to an embodiment of the present invention;
FIG. 2 is a diagram illustrating a video function debugging architecture in a baseboard management controller chip according to an embodiment of the present invention;
FIG. 3 is a diagram of the DATA _ CAP _ HW _ CHECK sub-module according to one embodiment of the present invention;
FIG. 4 is a diagram of a Color _ Conver _ HW _ CHECK sub-module according to an embodiment of the invention;
FIG. 5 is a BLOCK _ GEN _ HW _ CHECK sub-module according to one embodiment of the present disclosure;
FIG. 6 is a diagram of a CMP _ DATA _ OUT _ HW _ CHECK submodule, according to an embodiment of the present invention;
FIG. 7 is a diagram illustrating an apparatus for video function debugging in a baseboard management controller chip according to an embodiment of the present invention;
FIG. 8 is a schematic diagram of a computer device according to one embodiment of the present invention;
fig. 9 is a schematic diagram of a computer-readable storage medium according to an embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the following embodiments of the present invention are described in further detail with reference to the accompanying drawings.
In view of the foregoing, a first aspect of the embodiments of the present invention provides an embodiment of a method for debugging a video function in a baseboard management control chip. Fig. 1 shows a schematic flow diagram of the method.
As shown in fig. 1, the method may include the steps of:
s1, responding to the substrate management control chip to carry out tape-out retest, and judging whether the video function of the substrate management control chip is abnormal or not. The MPW chip is generally divided into an MPW chip and a mass production chip, the MPW chip is also called a multi-project wafer chip, a plurality of integrated circuits with the same process are designed and placed on the same wafer for chip processing, and dozens of chip samples can be obtained from each design variety for experiment and verification test in the product research and development stage. The cost of MPW streaming is shared by all MPW participating projects according to the chip area, the actual cost is only 5% -10% of the original cost, and the cost and risk in the integrated circuit research and development stage are greatly reduced. The application scenario of the invention is directed to the testing after the MPW tape regression, and in the testing process, if the video function of the substrate management control chip is abnormal and the abnormality (design abnormality) of which specific module occurs cannot be located or whether the abnormality occurs in the back-end design, production manufacturing and packaging processes, whether the abnormality occurs in the design and the specific module with the abnormality can be eliminated by using the method.
And S2, responding to the video function abnormity of the substrate management control chip, and detecting the functions of each module in the substrate management control chip. As shown in fig. 2, a SELF-test module is respectively provided for each module in the bmc chip, and if the video function of the bmc chip is found to be abnormal, the driver issue register configures the SELF-test module to enable the video function SELF _ CHECK function. Namely, each self-test sub-module accepts the configuration of CFG _ REGS, and the self-test function of each sub-module is enabled.
And S3, responding to the detection result of the module as the module function abnormity, and modifying the codes of the abnormal modules. If the detection result of the module is normal, no processing is needed, and if the detection result of the module is abnormal, the design code of the module needs to be combed and modified again until all the modules have normal functions.
By using the scheme of the invention, the speed of debugging the video function of the substrate management control chip can be greatly improved, the project period is shortened, the flow of starting the mass production chip can be accelerated, and the success of mass production of the mass production chip is ensured.
In a preferred embodiment of the present invention, the modules for performing detection include a data capture module, a color space conversion module, a BLOCK conversion module, and a compressed data output module. The function of each module in the baseboard management control chip is as follows, VGA writes the original RGB Data of the host end into the space (namely Source _ Data) appointed by DDR, then DATA _ CAP (Data capture module) reads the RGB Data from DDR, the read RGB original Data is input into a Color space conversion module (Color _ converter) to be converted into YUV format Data, then the YUV Data enters a BLOCK _ Gen module, the module generates BLOCK format Data according to the requirement of the next JPEG IP, after the JPEG IP finishes the compression of YUV BLOCK Data, the Data is written into DDR for driving and reading through CMP _ DATA _ OUT (compressed Data output module). When the video function of the baseboard management control chip is abnormal, the above modules need to be self-checked.
In a preferred embodiment of the present invention, the detecting the functions of the modules in the baseboard management control chip in response to the video function abnormality of the baseboard management control chip includes:
storing video data to be tested into a first memory, and sending the video data to be tested into a data capturing module for processing;
storing the video data processed by the data capture module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the verification result, and determining that the data capturing module is normal in function;
and determining the abnormal function of the data capture module in response to the inconsistency of the verification result.
In a preferred embodiment of the present invention, verifying the video data in the second memory comprises:
and verifying the video data in the second memory by using the video data to be tested stored in the first memory.
In a preferred embodiment of the invention, the data to be tested comprises one or more frames of video data at a resolution of 640 x 480.
As shown in fig. 3, when SELF _ CHECK is performed on the SELF-research module DATA _ CAP, the DATA _ CAP _ HW _ CHECK submodule receives the configuration of CFG _ REGS, and enables SELF _ CHECK on the DATA _ CAP module, and the DATA source of the DATA _ CAP module is switched from DDR to DATA _ CAP _ HW _ CHECK. The DATA _ CAP _ HW _ CHECK submodule receives one or more frames of video DATA sent by software or a driver through an AHB _ CHECK interface (for increasing the processing speed, a smaller resolution may be used, for example, 640 × 480), temporarily stores the video DATA into a RAM _ a, an AXI _ MASTER interface of the DATA _ CAP module accesses an AXI _ CHECK interface of the DATA _ CAP _ HW _ CHECK submodule (in a normal processing flow, the DATA _ CAP module accesses a DDR through the AXI _ MASTER interface) to obtain one or more frames of video DATA, the video DATA is processed through the DATA _ CAP module (the processing flow is consistent with the normal processing flow), and then the video DATA is output to the DATA _ CAP _ HW _ CHECK submodule through an INTF interface. After receiving the video DATA, the DATA _ CAP _ HW _ CHECK submodule temporarily stores the video DATA in the RAM _ B for driving or software reading. Software or driver checks the read DATA, and it is noted that the DATA _ CAP module captures the DATA and does not modify the DATA, so that the read DATA and the original DATA sent to the RAM _ a only need to be checked. And if the verification result is consistent, judging that the function of the DATA _ CAP module is normal. And if the check results are inconsistent, judging that the function of the DATA _ CAP module is abnormal, and combing and modifying the design code again.
In a preferred embodiment of the present invention, the detecting the functions of the modules in the baseboard management control chip in response to the video function abnormality of the baseboard management control chip includes:
storing video data to be tested into a first memory, and sending the video data to be tested into a color space conversion module for processing;
storing the video data processed by the color space conversion module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the verification result, and determining that the color space conversion module is normal in function;
and determining that the function of the color space conversion module is abnormal in response to the inconsistency of the verification result.
In a preferred embodiment of the invention, the data to be tested comprises one or more lines of video data with a resolution of 640 x 480.
As shown in FIG. 4, when SELF _ CHECK is performed for the SELF-research module Color _ Conver, the Color _ Conver _ HW _ CHECK sub-module receives the configuration of CFG _ REGS to enable the SELF _ CHECK for the Color _ Conver module, and the DATA source of the Color _ Conver module is switched from the DATA _ CAP module to the Color _ Conver _ HW _ CHECK sub-module. The Color _ converter _ HW _ CHECK sub-module receives software or drives video DATA of one or more lines sent down (for increasing processing speed, a small resolution may be used, for example, several lines of DATA of 640 × 480) through the AHB _ SLAVE interface, temporarily stores the sent down lines of DATA into the RAM _ a, sends the DATA to the Color _ converter module through the INTF _ a interface for processing (in a normal processing flow, the Color _ converter module receives the video DATA of the DATA _ CAP module through the INTF _ a interface), processes the DATA through the Color _ converter module (the processing flow is consistent with the normal processing flow), and outputs the processed DATA to the Color _ converter _ HW _ CHECK sub-module through the INTF _ B interface. The Color _ Conver _ HW _ CHECK submodule receives the converted data through the INTF _ B interface and then temporarily stores the converted data into the RAM _ B for being read and checked by a driver or software. If the verification result is consistent, judging that the function of the Color _ Conver module is normal, and if the verification result is inconsistent, judging that the function of the Color _ Conver module is abnormal, and re-carding and modifying the design code.
In a preferred embodiment of the present invention, the detecting the functions of the modules in the baseboard management control chip in response to the video function abnormality of the baseboard management control chip includes:
storing the video data to be tested into a first memory, and sending the video data to be tested into a BLOCK conversion module for processing;
storing the video data processed by the BLOCK conversion module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the check result, and determining that the function of the BLOCK conversion module is normal;
and determining the abnormal function of the BLOCK conversion module in response to the inconsistency of the check results.
In a preferred embodiment of the invention, the data to be tested comprises 16 or 32 lines of video data with a resolution of 640 x 480.
As shown in fig. 5, when SELF _ CHECK is performed on BLOCK _ GEN of the SELF-research module, the BLOCK _ GEN _ HW _ CHECK sub-module receives the configuration of CFG _ REGS to enable SELF _ CHECK of the BLOCK _ GEN module, and the data source of the BLOCK _ GEN module is switched from the Color _ converter module to the BLOCK _ GEN _ HW _ CHECK sub-module. The BLOCK _ GEN _ HW _ CHECK submodule receives video data of 16 lines or 32 lines sent by software or driver through an AHB _ SLAVE interface (because BLOCK conversion is in 16-line units, a smaller resolution, such as 16 lines or 32 lines of 640 × 480, can be used to increase processing speed), temporarily stores the sent line data in a RAM _ a, sends the line data to the BLOCK _ GEN module through an INTF _ C interface for processing (in a normal processing flow, the BLOCK _ GEN module receives video data of the Color _ converter module through the INTF _ C interface), and outputs the video data to the BLOCK _ GEN _ CHECK submodule through the INTF _ D interface after processing of the BLOCK _ GEN module (the processing flow is consistent with the normal processing flow), and the video data is output to a post-level JPEG module through the INTF _ D interface. The BLOCK _ GEN _ HW _ CHECK submodule receives the converted data through the INTF _ D interface and then temporarily stores the converted data into the RAM _ B for being read by a driver or software and carrying out verification. And if the check result is consistent, judging that the function of the BLOCK _ GEN module is normal. If the check result is not consistent, judging that the function of the BLOCK _ GEN module is abnormal, and re-carding and modifying the design code.
In a preferred embodiment of the present invention, the detecting the functions of the modules in the baseboard management control chip in response to the video function abnormality of the baseboard management control chip includes:
storing the video data to be tested into a first memory, and sending the video data to be tested into a compressed data output module for processing;
storing the video data processed by the compressed data output module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the verification result, and determining that the function of the compressed data output module is normal;
and determining the function abnormality of the compressed data output module in response to the inconsistency of the check results.
As shown in fig. 6, the CMP _ DATA _ OUT _ HW _ CHECK submodule receives complete JPGE compressed DATA of several frames sent by software or driver through the AHB _ SLAVE interface (the CMP _ DATA _ OUT module processes complete JPGE compressed DATA and needs to drop frames, etc.), temporarily stores the sent JPEG frame DATA in the RAM _ a, sends the JPEG frame DATA to the CMP _ DATA _ OUT module through the INTF _ E interface for processing (the CMP _ DATA _ OUT module receives video DATA of a previous-stage JPEG IP module through the INTF _ E interface in a normal processing flow), and outputs the JPEG frame DATA to the CMP _ DATA _ OUT _ HW _ CHECK submodule through the AXI interface after processing (the processing flow is consistent with the normal processing flow) (the CMP _ DATA _ OUT module side is a MASTER, the CMP _ DATA _ OUT _ HW _ CHECK submodule side is a SLAVE), and it is worth noting that the AXI interface is consistent with a normal DATA flow output, that is an internal DATA processing mechanism of the CMP _ DATA interface and the DDR _ DATA processing interface. The CMP _ DATA _ OUT _ HW _ CHECK submodule receives JPEG DATA through the AXI _ SLAVE interface and then temporarily stores the JPEG DATA into the RAM _ B for being read and checked by a driver or software. If the check results are consistent, the function of the CMP _ DATA _ OUT block is determined to be normal. If the check results are not consistent, judging that the CMP _ DATA _ OUT module is abnormal in function, and re-combing and modifying the design codes.
In a preferred embodiment of the invention, the data to be tested comprises a threshold number of frames of complete JPGE compressed data.
In a preferred embodiment of the present invention, further comprising:
setting self-inspection sub-modules for each module in the substrate management control chip;
each self-checking sub-module receives an enabling signal of the controller so that the self-checking sub-modules can detect the functions of the corresponding modules.
Aiming at the video function abnormity in the test after MPW streaming chip regression, and the abnormity of which specific module occurs (design abnormity) can not be positioned or whether the abnormity occurs in the back end design, production manufacturing or packaging process, the invention can be used for eliminating whether the abnormal module occurs or not and the specific module which has the abnormity, then code function modification is carried out on the module, and the streaming chip (mass-producible streaming chip) is carried out again after the modification, thereby greatly improving the speed of video function debugging of the substrate management control chip, shortening the project period, accelerating the flow of starting the mass-producible chip and ensuring the success of mass-producible chip streaming chip.
It should be noted that, as will be understood by those skilled in the art, all or part of the processes in the methods of the above embodiments may be implemented by instructing relevant hardware through a computer program, and the above programs may be stored in a computer-readable storage medium, and when executed, the programs may include the processes of the embodiments of the methods as described above. The storage medium may be a magnetic disk, an optical disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), or the like. The embodiments of the computer program may achieve the same or similar effects as any of the above-described method embodiments.
Furthermore, the method disclosed according to an embodiment of the present invention may also be implemented as a computer program executed by a CPU, and the computer program may be stored in a computer-readable storage medium. The computer program, when executed by the CPU, performs the above-described functions defined in the method disclosed in the embodiments of the present invention.
In view of the above object, according to a second aspect of the embodiments of the present invention, there is provided an apparatus for debugging a video function in a bmc chip, as shown in fig. 7, the apparatus 200 includes:
the judging module is configured to respond to the substrate management control chip to carry out the tape-out retest and judge whether the video function of the substrate management control chip is abnormal or not;
the detection module is configured to respond to the video function abnormity of the substrate management control chip and detect the functions of each module in the substrate management control chip;
and the processing module is configured to respond to the detection result of the module as the module function abnormity and modify the codes of the abnormal modules.
In a preferred embodiment of the present invention, the detection module is further configured to:
storing video data to be tested into a first memory, and sending the video data to be tested into a data capturing module for processing;
storing the video data processed by the data capture module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the verification result, and determining that the data capturing module is normal in function;
and determining the abnormal function of the data capture module in response to the inconsistency of the verification result.
In a preferred embodiment of the present invention, the detection module is further configured to:
storing video data to be tested into a first memory, and sending the video data to be tested into a color space conversion module for processing;
storing the video data processed by the color space conversion module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the verification result, and determining that the color space conversion module is normal in function;
and determining the function abnormality of the color space conversion module in response to the inconsistency of the verification result.
In a preferred embodiment of the present invention, the detection module is further configured to:
storing the video data to be tested into a first memory, and sending the video data to be tested into a BLOCK conversion module for processing;
storing the video data processed by the BLOCK conversion module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the verification result, and determining that the function of the BLOCK conversion module is normal;
and determining the abnormal function of the BLOCK conversion module in response to the inconsistency of the check result.
In a preferred embodiment of the present invention, the detection module is further configured to:
storing the video data to be tested into a first memory, and sending the video data to be tested into a compressed data output module for processing;
storing the video data processed by the compressed data output module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the verification result, and determining that the function of the compressed data output module is normal;
and determining the function abnormality of the compressed data output module in response to the inconsistency of the check result.
In view of the above object, a third aspect of the embodiments of the present invention provides a computer device. Fig. 8 is a schematic diagram of an embodiment of a computer device provided by the present invention. As shown in fig. 8, an embodiment of the present invention includes the following means: at least one processor 21; and a memory 22, the memory 22 storing computer instructions 23 executable on the processor, the instructions when executed by the processor implementing the method of:
responding to the substrate management control chip to carry out the tape-out retest, and judging whether the video function of the substrate management control chip is abnormal or not;
responding to the video function abnormity of the substrate management control chip, and detecting the functions of each module in the substrate management control chip;
and in response to the detection result of the module being the module function abnormity, carrying out code modification on the abnormal module.
In a preferred embodiment of the present invention, the modules for detecting include a data capture module, a color space conversion module, a BLOCK conversion module, and a compressed data output module.
In a preferred embodiment of the present invention, the detecting the functions of the modules in the baseboard management control chip in response to the video function abnormality of the baseboard management control chip includes:
storing video data to be tested into a first memory, and sending the video data to be tested into a data capturing module for processing;
storing the video data processed by the data capture module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the verification result, and determining that the data capturing module is normal in function;
and determining the abnormal function of the data capture module in response to the inconsistency of the verification result.
In a preferred embodiment of the present invention, verifying the video data in the second memory comprises:
and verifying the video data in the second memory by using the video data to be tested stored in the first memory.
In a preferred embodiment of the invention, the data to be tested comprises one or more frames of video data with a resolution of 640 x 480.
In a preferred embodiment of the present invention, the detecting the functions of the modules in the baseboard management control chip in response to the video function abnormality of the baseboard management control chip includes:
storing video data to be tested into a first memory, and sending the video data to be tested into a color space conversion module for processing;
storing the video data processed by the color space conversion module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the verification result, and determining that the color space conversion module is normal in function;
and determining that the function of the color space conversion module is abnormal in response to the inconsistency of the verification result.
In a preferred embodiment of the invention, the data to be tested comprises one or more lines of video data with a resolution of 640 x 480.
In a preferred embodiment of the present invention, the detecting the functions of the modules in the baseboard management control chip in response to the video function abnormality of the baseboard management control chip includes:
storing the video data to be tested into a first memory, and sending the video data to be tested into a BLOCK conversion module for processing;
storing the video data processed by the BLOCK conversion module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the verification result, and determining that the function of the BLOCK conversion module is normal;
and determining the abnormal function of the BLOCK conversion module in response to the inconsistency of the check results.
In a preferred embodiment of the invention, the data to be tested comprises 16 or 32 lines of video data, with a resolution of 640 x 480.
In a preferred embodiment of the present invention, the detecting the functions of the modules in the baseboard management control chip in response to the video function abnormality of the baseboard management control chip includes:
storing the video data to be tested into a first memory, and sending the video data to be tested into a compressed data output module for processing;
storing the video data processed by the compressed data output module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the verification result, and determining that the function of the compressed data output module is normal;
and determining the function abnormality of the compressed data output module in response to the inconsistency of the check results.
In a preferred embodiment of the invention, the data to be tested comprises a threshold number of frames of complete JPGE compressed data.
In a preferred embodiment of the present invention, the method further comprises:
setting self-inspection sub-modules for each module in the substrate management control chip;
each self-checking sub-module receives an enabling signal of the controller so that the self-checking sub-modules can detect the functions of the corresponding modules.
In view of the above object, a fourth aspect of the embodiments of the present invention proposes a computer-readable storage medium. FIG. 9 is a schematic diagram illustrating an embodiment of a computer-readable storage medium provided by the present invention. As shown in fig. 9, the computer-readable storage medium 31 stores a computer program 32 which, when executed by a processor, performs the method as described above.
Furthermore, the methods disclosed according to embodiments of the present invention may also be implemented as a computer program executed by a processor, which may be stored in a computer-readable storage medium. Which when executed by a processor performs the above-described functions defined in the methods disclosed in embodiments of the invention.
Further, the above method steps and system elements may also be implemented using a controller and a computer readable storage medium for storing a computer program for causing the controller to implement the functions of the above steps or elements.
Those of skill would further appreciate that the various illustrative logical blocks, modules, circuits, and algorithm steps described in connection with the disclosure herein may be implemented as electronic hardware, computer software, or combinations of both. To clearly illustrate this interchangeability of hardware and software, various illustrative components, blocks, modules, circuits, and steps have been described above generally in terms of their functionality. Whether such functionality is implemented as software or hardware depends upon the particular application and design constraints imposed on the overall system. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present disclosure.
In one or more exemplary designs, the functions may be implemented in hardware, software, firmware, or any combination thereof. If implemented in software, the functions may be stored on or transmitted over as one or more instructions or code on a computer-readable medium. Computer-readable media includes both computer storage media and communication media including any medium that facilitates transfer of a computer program from one place to another. A storage media may be any available media that can be accessed by a general purpose or special purpose computer. By way of example, and not limitation, such computer-readable media can comprise RAM, ROM, EEPROM, CD-ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or any other medium that can be used to carry or store desired program code in the form of instructions or data structures and that can be accessed by a general-purpose or special-purpose computer, or a general-purpose or special-purpose processor. Also, any connection is properly termed a computer-readable medium. For example, if the software is transmitted from a website, server, or other remote source using a coaxial cable, fiber optic cable, twisted pair, digital Subscriber Line (DSL), or wireless technologies such as infrared, radio, and microwave, then the coaxial cable, fiber optic cable, twisted pair, DSL, or wireless technologies such as infrared, radio, and microwave are included in the definition of medium. Disk and disc, as used herein, includes Compact Disc (CD), laser disc, optical disc, digital Versatile Disc (DVD), floppy disk, blu-ray disc where disks usually reproduce data magnetically, while discs reproduce data optically with lasers. Combinations of the above should also be included within the scope of computer-readable media.
The foregoing is an exemplary embodiment of the present disclosure, but it should be noted that various changes and modifications could be made herein without departing from the scope of the present disclosure as defined by the appended claims. The functions, steps and/or actions of the method claims in accordance with the disclosed embodiments described herein need not be performed in any particular order. Furthermore, although elements of the embodiments of the invention may be described or claimed in the singular, the plural is contemplated unless limitation to the singular is explicitly stated.
It should be understood that, as used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context clearly supports the exception. It should also be understood that "and/or" as used herein is meant to include any and all possible combinations of one or more of the associated listed items.
The numbers of the embodiments disclosed in the embodiments of the present invention are merely for description, and do not represent the merits of the embodiments.
It will be understood by those skilled in the art that all or part of the steps for implementing the above embodiments may be implemented by hardware, or may be implemented by a program instructing relevant hardware, and the program may be stored in a computer-readable storage medium, and the above-mentioned storage medium may be a read-only memory, a magnetic disk or an optical disk, etc.
Those of ordinary skill in the art will understand that: the discussion of any embodiment above is meant to be exemplary only, and is not intended to intimate that the scope of the disclosure, including the claims, of embodiments of the invention is limited to these examples; within the idea of an embodiment of the invention, also technical features in the above embodiment or in different embodiments may be combined and there are many other variations of the different aspects of the embodiments of the invention as described above, which are not provided in detail for the sake of brevity. Therefore, any omissions, modifications, substitutions, improvements, and the like that may be made without departing from the spirit and principles of the embodiments of the present invention are intended to be included within the scope of the embodiments of the present invention.
Claims (14)
1. A method for debugging video functions in a baseboard management control chip is characterized by comprising the following steps:
responding to a substrate management control chip to carry out tape-out retest, and judging whether the video function of the substrate management control chip is abnormal or not;
responding to video function abnormity of the substrate management control chip, and detecting functions of each module in the substrate management control chip, wherein the modules for detection comprise a data capture module, a color space conversion module, a BLOCK conversion module and a compressed data output module;
and in response to the detection result of the module being the module function abnormity, carrying out code modification on the abnormal module.
2. The method of claim 1, wherein detecting the respective module functions in the baseboard management control chip in response to the video function abnormality of the baseboard management control chip comprises:
storing video data to be tested into a first memory, and sending the video data to be tested into a data capturing module for processing;
storing the video data processed by the data capture module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the verification result, and determining that the data capturing module is normal in function;
and determining the function abnormality of the data capture module in response to the inconsistency of the verification result.
3. The method of claim 2, wherein verifying the video data in the second memory comprises:
and verifying the video data in the second memory by using the video data to be tested stored in the first memory.
4. The method of claim 1, wherein detecting the respective module functions in the baseboard management control chip in response to the video function abnormality of the baseboard management control chip comprises:
storing video data to be tested into a first memory, and sending the video data to be tested into a color space conversion module for processing;
storing the video data processed by the color space conversion module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the verification result, and determining that the color space conversion module is normal in function;
and determining the function abnormality of the color space conversion module in response to the inconsistency of the verification result.
5. The method of claim 1, wherein detecting the respective module functions in the baseboard management control chip in response to the video function abnormality of the baseboard management control chip comprises:
storing the video data to be tested into a first memory, and sending the video data to be tested into a BLOCK conversion module for processing;
storing the video data processed by the BLOCK conversion module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the check result, and determining that the function of the BLOCK conversion module is normal;
and determining the abnormal function of the BLOCK conversion module in response to the inconsistency of the check result.
6. The method of claim 1, wherein detecting the respective module functions in the baseboard management control chip in response to the video function abnormality of the baseboard management control chip comprises:
storing the video data to be tested into a first memory, and sending the video data to be tested into a compressed data output module for processing;
storing the video data processed by the compressed data output module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the verification result, and determining that the function of the compressed data output module is normal;
and determining the function abnormality of the compressed data output module in response to the inconsistency of the check result.
7. The method of claim 1, further comprising:
setting self-inspection sub-modules for each module in the substrate management control chip;
each self-checking sub-module receives an enabling signal of the controller so that the self-checking sub-modules can detect the functions of the corresponding modules.
8. An apparatus for video function debugging in a baseboard management control chip, the apparatus comprising:
the judgment module is configured to respond to a substrate management control chip to carry out tape-out retest and judge whether the video function of the substrate management control chip is abnormal or not;
the detection module is configured to respond to video function abnormity of the baseboard management control chip and detect the functions of each module in the baseboard management control chip, wherein the modules for detecting comprise a data capture module, a color space conversion module, a BLOCK conversion module and a compressed data output module;
and the processing module is configured to respond to the detection result of the module as the module function abnormity, and modify the codes of the abnormal modules.
9. The apparatus of claim 8, wherein the detection module is further configured to:
storing video data to be tested into a first memory, and sending the video data to be tested into a data capturing module for processing;
storing the video data processed by the data capture module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the verification result, and determining that the data capturing module is normal in function;
and determining the function abnormality of the data capture module in response to the inconsistency of the verification result.
10. The apparatus of claim 8, wherein the detection module is further configured to:
storing video data to be tested into a first memory, and sending the video data to be tested into a color space conversion module for processing;
storing the video data processed by the color space conversion module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the verification result, and determining that the color space conversion module is normal in function;
and determining that the function of the color space conversion module is abnormal in response to the inconsistency of the verification result.
11. The apparatus of claim 8, wherein the detection module is further configured to:
storing the video data to be tested into a first memory, and sending the video data to be tested into a BLOCK conversion module for processing;
storing the video data processed by the BLOCK conversion module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the check result, and determining that the function of the BLOCK conversion module is normal;
and determining the abnormal function of the BLOCK conversion module in response to the inconsistency of the check results.
12. The apparatus of claim 8, wherein the detection module is further configured to:
storing the video data to be tested into a first memory, and sending the video data to be tested into a compressed data output module for processing;
storing the video data processed by the compressed data output module into a second memory;
verifying the video data in the second memory;
responding to the consistency of the verification result, and determining that the function of the compressed data output module is normal;
and determining the function abnormality of the compressed data output module in response to the inconsistency of the check results.
13. A computer device, comprising:
at least one processor; and
a memory storing computer instructions executable on the processor, the instructions when executed by the processor implementing the steps of the method of any one of claims 1 to 7.
14. A computer-readable storage medium, in which a computer program is stored which, when being executed by a processor, carries out the steps of the method according to any one of claims 1 to 7.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211147297.5A CN115237703B (en) | 2022-09-21 | 2022-09-21 | Method, device and equipment for debugging substrate management control chip and readable medium |
| PCT/CN2023/077174 WO2024060506A1 (en) | 2022-09-21 | 2023-02-20 | Method and apparatus for debugging in baseboard management control chip, device, and readable medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211147297.5A CN115237703B (en) | 2022-09-21 | 2022-09-21 | Method, device and equipment for debugging substrate management control chip and readable medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN115237703A CN115237703A (en) | 2022-10-25 |
| CN115237703B true CN115237703B (en) | 2023-02-28 |
Family
ID=83681880
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202211147297.5A Active CN115237703B (en) | 2022-09-21 | 2022-09-21 | Method, device and equipment for debugging substrate management control chip and readable medium |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN115237703B (en) |
| WO (1) | WO2024060506A1 (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115237703B (en) * | 2022-09-21 | 2023-02-28 | 苏州浪潮智能科技有限公司 | Method, device and equipment for debugging substrate management control chip and readable medium |
| CN118338002B (en) * | 2024-06-12 | 2024-09-24 | 山东云海国创云计算装备产业创新中心有限公司 | BMC video compression method, device and system and baseboard management controller |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112690082A (en) * | 2020-12-24 | 2021-04-23 | 格力博(江苏)股份有限公司 | Self-checking feedback method, self-checking feedback system and intelligent mower |
| CN113032202A (en) * | 2021-03-26 | 2021-06-25 | 上海阵量智能科技有限公司 | Chip verification method, system, device, computer equipment and storage medium |
| CN114528169A (en) * | 2022-02-18 | 2022-05-24 | 山东云海国创云计算装备产业创新中心有限公司 | Method, system and device for detecting video function hardware in substrate management chip |
| CN114845100A (en) * | 2022-07-04 | 2022-08-02 | 苏州浪潮智能科技有限公司 | Video compression system, method, device, medium, chip and server |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101923880A (en) * | 2009-06-17 | 2010-12-22 | 鸿富锦精密工业（深圳）有限公司 | System and method for detecting audio-visual chip |
| CN105842615B (en) * | 2015-01-14 | 2019-03-05 | 扬智科技股份有限公司 | The System on Chip/SoC and its adjustment method that can be debugged under abnormality |
| US11134297B2 (en) * | 2017-12-13 | 2021-09-28 | Texas Instruments Incorporated | Video input port |
| CN115237703B (en) * | 2022-09-21 | 2023-02-28 | 苏州浪潮智能科技有限公司 | Method, device and equipment for debugging substrate management control chip and readable medium |
-
2022
- 2022-09-21 CN CN202211147297.5A patent/CN115237703B/en active Active
-
2023
- 2023-02-20 WO PCT/CN2023/077174 patent/WO2024060506A1/en unknown
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112690082A (en) * | 2020-12-24 | 2021-04-23 | 格力博(江苏)股份有限公司 | Self-checking feedback method, self-checking feedback system and intelligent mower |
| CN113032202A (en) * | 2021-03-26 | 2021-06-25 | 上海阵量智能科技有限公司 | Chip verification method, system, device, computer equipment and storage medium |
| CN114528169A (en) * | 2022-02-18 | 2022-05-24 | 山东云海国创云计算装备产业创新中心有限公司 | Method, system and device for detecting video function hardware in substrate management chip |
| CN114845100A (en) * | 2022-07-04 | 2022-08-02 | 苏州浪潮智能科技有限公司 | Video compression system, method, device, medium, chip and server |
Also Published As
| Publication number | Publication date |
|---|---|
| CN115237703A (en) | 2022-10-25 |
| WO2024060506A1 (en) | 2024-03-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN115237703B (en) | Method, device and equipment for debugging substrate management control chip and readable medium | |
| US11915058B2 (en) | Video processing method and device, electronic equipment and storage medium | |
| CN110585702A (en) | Sound and picture synchronous data processing method, device, equipment and medium | |
| CN111105392B (en) | Display performance testing method and device and storage medium | |
| CN113709489A (en) | Video compression method, device, equipment and readable storage medium | |
| CN112926285A (en) | Chip verification method, platform, device, equipment and storage medium | |
| US8648952B2 (en) | Timing generator and method of generating timing signals | |
| CN110581988B (en) | Signal quality detection method and device, electronic equipment and storage medium | |
| US20210368095A1 (en) | Method, apparatus, electronic device, storage medium and system for vision task execution | |
| US8786710B2 (en) | Test system and method for testing motherboard of camera | |
| CN113160726B (en) | Power-on self-detection method and power-on self-detection device | |
| CN111859630A (en) | Image compression simulation verification method, device, equipment and readable storage medium | |
| US20200004656A1 (en) | Judgment method for hardware compatibility | |
| CN107423168B (en) | Test method and test device | |
| CN115222693A (en) | White screen detection method, device, equipment and medium | |
| WO2021237513A1 (en) | Data compression storage system and method, processor, and computer storage medium | |
| US20090096873A1 (en) | Method and System for Processing an Image for Testing a Cdd/Cmos Sensor | |
| CN110390627B (en) | High frame frequency image acquisition and transmission system and method | |
| TWI418816B (en) | Error checking system for high resolution and high frequency image processing chip | |
| CN105631888B (en) | image data background removing processing system and method | |
| CN111010524A (en) | VGA video signal screen capture device and screen capture method | |
| US20240289241A1 (en) | System and method of efficient and accurate data processing pipeline hang classification | |
| TWI810510B (en) | Method and device for processing multi-modal data, electronic device, and storage medium | |
| CN115190262B (en) | Electronic equipment, video stream processing method, equipment and medium | |
| CN114780324B (en) | Media delay testing method and device for android system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |