CN115114105A - Back board device - Google Patents
Back board device Download PDFInfo
- Publication number
- CN115114105A CN115114105A CN202110307306.1A CN202110307306A CN115114105A CN 115114105 A CN115114105 A CN 115114105A CN 202110307306 A CN202110307306 A CN 202110307306A CN 115114105 A CN115114105 A CN 115114105A
- Authority
- CN
- China
- Prior art keywords
- interface
- hard disk
- programmable logic
- firmware
- logic module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/32—Monitoring with visual or acoustical indication of the functioning of the machine
- G06F11/324—Display of status information
- G06F11/325—Display of status information by lamps or LED's
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3089—Monitoring arrangements determined by the means or processing involved in sensing the monitored data, e.g. interfaces, connectors, sensors, probes, agents
- G06F11/3093—Configuration details thereof, e.g. installation, enabling, spatial arrangement of the probes
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
Abstract
A backplane apparatus adapted for use in a server system, comprising: the system comprises a backboard SGPIO interface, a mainboard SPGIO interface and a data processing module, wherein the backboard SGPIO interface is used for being connected with a mainboard SPGIO interface of a mainboard and receiving a hard disk monitoring message transmitted by the mainboard SGPIO interface; a programmable logic module, it connects SGPIO interface of the slab, is used for carrying out a slab firmware, the slab firmware includes a main slab firmware and a plurality of decoding sub-firmware corresponding to different numbers of first interface hard disks respectively, the programmable logic module analyzes the hard disk monitoring message received via SGPIO interface of the slab and obtains the number of the first interface hard disks of the mainboard that it corresponds to, then, the programmable logic module carries out the corresponding decoding sub-firmware according to the number of the first interface hard disks of the mainboard, in order to obtain the corresponding light number control signal group from the hard disk monitoring message by carrying out the corresponding decoding sub-firmware; and the lamp signal module is connected with the programmable logic module and is used for controlling the operation of the signal group according to the lamp signal sent by the programmable logic module.
Description
[ technical field ] A method for producing a semiconductor device
The invention relates to a backboard, in particular to a backboard device which is suitable for connecting main boards provided with different numbers of first interface hard disks.
[ background of the invention ]
The present server product receives the hard disk monitoring information on the motherboard operated by the same communication interface through the logic element on the backplane for correspondingly controlling the light signal module on the backplane, and the design of the motherboard and the backplane of the present server is designed in a customized manner, that is, the same backplane can only be used to connect with a single motherboard of corresponding design, for example, the server is designed to be a motherboard capable of inserting at most four hard disks of the same interface, and must be matched with four dedicated backplane for hard disk, if the server is designed to be a motherboard capable of inserting at most eight hard disks of the same interface, it must be matched with eight dedicated backplane for hard disk, if the backplane matched with the motherboard is not the dedicated backplane for motherboard, it will cause the logic element on the backplane to receive the hard disk monitoring information transmitted by the motherboard, and the logic element on the backplane can not correctly analyze the correct light signal from the hard disk monitoring information, therefore, once the configuration upper limit number of hard disks with the same interface of the motherboard is changed, a designer needs to design a new backplane to enable the logic unit on the backplane to correctly control the lamp module to correctly light up, and the new backplane is designed to be subjected to a series of tests again to carry out mass production, which results in long design time of a new server and also seriously affects the development of server technology.
[ summary of the invention ]
The technical problem to be solved by the present invention is to provide a backplane apparatus, which is suitable for connecting motherboards configured with different numbers of first interface hard disks.
To solve the above technical problem, the present invention provides a backplane device, which is suitable for a server system, and comprises:
a back-board SGPIO interface, which is used for connecting a mainboard SPGIO interface of the mainboard and receiving a hard disk monitoring message transmitted by the mainboard SGPIO interface of the connected mainboard;
a programmable logic module, which is connected to the SGPIO interface of the backplane and is used for executing a backplane firmware, wherein the backplane firmware includes a main backplane firmware and a plurality of decoding sub-firmware respectively corresponding to different numbers of first interface hard disks, the programmable logic module analyzes the hard disk monitoring message received via the SGPIO interface of the backplane to obtain the number of first interface hard disks of the motherboard corresponding to the hard disk monitoring message, and then executes the corresponding decoding sub-firmware according to the number of the first interface hard disks coupled to the SGPIO interface of the motherboard, so as to obtain the corresponding light number control signal set from the hard disk monitoring message by executing the corresponding decoding sub-firmware; and
and the lamp signal module is connected with the programmable logic module and is used for controlling the operation of the signal group according to the lamp signal sent by the programmable logic module.
Preferably, the programmable logic module receives the hard disk monitoring message transmitted by a first interface hard disk management controller of the motherboard via the backplane SGPIO interface.
Preferably, the programmable logic module periodically receives the hard disk monitoring messages transmitted by the motherboard, and each hard disk monitoring message includes, in a single cycle, state information corresponding to each first interface hard disk coupled to the motherboard SGPIO interface of the motherboard.
Preferably, the backplane firmware executed by the programmable logic module is stored in a non-volatile memory inside the programmable logic module or in a non-volatile memory electrically connected to the programmable logic module.
Preferably, the hard disk monitoring message includes a clock message and a data message, the clock message of the hard disk monitoring message includes a plurality of clock groups, wherein each clock group corresponds to the status information of a single first interface hard disk included in the data message, the quantity of the status information included in the hard disk monitoring message is consistent with the quantity of the first interface hard disk coupled to the motherboard SGPIO interface of the motherboard, wherein the first interface hard disk is a hard disk electrically coupled to the same motherboard SGPIO interface, the programmable logic module of the backplane analyzes the quantity of the clock groups included in the clock message in the hard disk monitoring message to calculate and determine the quantity of the first interface hard disks configured to the motherboard connected to the backplane device via the same motherboard SGPIO interface, the programmable logic module selects the corresponding decoding sub-firmware according to the quantity of the first interface hard disks configured to the motherboard, each decoding sub-firmware is used for decoding the firmware of the hard disk monitoring messages corresponding to the first interface hard disks with different quantities, so that a plurality of lamp control signal groups respectively corresponding to the first interface hard disks of the mainboard are obtained from the hard disk monitoring messages by executing the corresponding decoding sub-firmware, and a plurality of corresponding lamp units in the lamp module are correspondingly controlled according to a plurality of lamp control signals included by the lamp control signal groups.
Preferably, each group of clock sets comprises a predetermined number of clock units, each clock unit corresponds to one of the lamp control signals and one of the lamp units, and each group of lamp units corresponds to a single first interface hard disk.
Preferably, the programmable logic module is a complex programmable logic device or a field programmable gate array.
Compared with the prior art, the backboard device can dynamically analyze the configuration mode of the first interface hard disk of the mainboard electrically connected with the backboard device through the programmable logic module to correspondingly execute the corresponding decoding sub-firmware and generate the lamp signal control signal group to control the corresponding operation of a plurality of corresponding lamp signal units of the lamp signal module, thereby simplifying the problem of long design research and development time caused by the need of correspondingly designing a plurality of different special backboard for different mainboards.
[ description of the drawings ]
FIG. 1 is a block diagram of a backplane apparatus according to the present invention.
[ detailed description ] embodiments
Referring to fig. 1, a backplane Device 1 according to the present invention is suitable for a server system and can be connected to a motherboard 2 configured with different numbers of first interface hard disks, and the backplane Device 1 includes a backplane SGPIO (Serial General Purpose Input/Output) interface 10, a Programmable Logic module 11 (CPLD), and a lamp number module 12 connected to the Programmable Logic module 11.
The backplane SGPIO interface 10 is configured to connect to a motherboard SPGIO interface 20 of the motherboard 2, and is configured to receive a hard disk monitoring message transmitted by the motherboard SGPIO interface 20 of the connected motherboard 2. The programmable logic module 11 is connected to the SGPIO interface 10 and configured to execute a backplane firmware, where the backplane firmware includes a main backplane firmware and a plurality of decoding sub-firmware respectively corresponding to different numbers of first interface hard disks, the programmable logic module 11 analyzes the hard disk monitoring message received through the SGPIO interface 10 to obtain the number of first interface hard disks of the motherboard corresponding to the hard disk monitoring message, and then the programmable logic module 11 executes the corresponding decoding sub-firmware according to the number of first interface hard disks coupled to the SGPIO interface 20 of the motherboard to obtain a corresponding light signal control signal set from the hard disk monitoring message by executing the corresponding decoding sub-firmware.
The light module 12 is connected to the programmable logic module 11, and is configured to operate according to the light control signal set sent by the programmable logic module 11. Therefore, by using the single backboard device 1 of the invention, different mainboards with different numbers of first interface hard disks can be connected and configured, and the backboard device 1 can dynamically analyze the configuration mode of the first interface hard disks of the mainboards to correspondingly execute the decoding sub-firmware, thereby simplifying the problem of long design research and development time caused by the need of correspondingly designing a plurality of different special backboard for different mainboards.
More specifically, the programmable logic module 11 of the backplane device 1 of the present invention receives the hard disk monitoring message transmitted by a first interface hard disk management controller 20 of the motherboard 2 through the backplane SGPIO interface 10, wherein the first interface hard disk management controller 20 of the motherboard 2 may be a central processing unit, a baseboard management controller, a platform path controller, or a programmable logic device, which may be used to monitor a first interface hard disk connected to the motherboard 2 to generate the hard disk monitoring message, and the programmable logic module 11 is, for example, a programmable logic chip such as a complex programmable logic device or a field programmable gate array, but is not limited thereto.
In this embodiment, the programmable logic module 11 of the present invention periodically receives the hard disk monitoring messages transmitted by the motherboard 2, where each hard disk monitoring message includes, in a single cycle, state information corresponding to each first interface hard disk coupled to the motherboard SGPIO interface 20 of the motherboard, and the backplane firmware executed by the programmable logic module 11 is stored in the non-volatile memory inside the programmable logic module 11 or stored in the non-volatile memory electrically connected to the programmable logic module 11.
The hard disk monitoring message includes a Clock message (EX: Clock Signal, Clock Signal) and a Data message (EX: Data Signal), the Clock message of the hard disk monitoring message includes a plurality of Clock groups, wherein each Clock group includes the status information of a single first interface hard disk included in the corresponding Data message, that is, the hard disk monitoring message includes a plurality of status information respectively corresponding to a plurality of first interface hard disks, and the quantity of the status information included in the hard disk monitoring message is consistent with the quantity of the first interface hard disks coupled to the motherboard SGPIO interface 20 of the motherboard, wherein the first interface hard disks are hard disks electrically coupled to the same motherboard SGPIO interface, and the programmable logic module 11 of the backplane analyzes the quantity of the Clock groups included in the Clock message in the hard disk monitoring message to calculate and determine that the backplane device 1 of the present invention is configured by the motherboard 2 connected to the same backplane SGPIO interface 10 The programmable logic module 11 selects corresponding decoding sub-firmware according to the number of the first interface hard disks configured on the motherboard, wherein each decoding sub-firmware is a firmware for decoding hard disk monitoring messages corresponding to different numbers of the first interface hard disks, so as to obtain a plurality of light control signal sets respectively corresponding to the first interface hard disks of the motherboard from the hard disk monitoring messages by executing the corresponding decoding sub-firmware, and correspondingly control a plurality of corresponding light units (not shown) in the light module 12 according to a plurality of light control signals included in the light control signal sets, that is, the light control signals respectively correspond to the light units.
Wherein each group of clock sets includes a predetermined number of clock units, each clock unit corresponds to one of the light control signals and one of the light units, each group of light units corresponds to a single first interface hard disk, for example, each group of light units includes N light units (for example, N is 3), that is, each hard disk of the motherboard 2 corresponds to one group of clock sets, and each group of clock sets includes N clock units, that is, the number of clock units/N included in the clock message in the hard disk monitoring message received by the programmable logic module 11 in one cycle is the number of first interface hard disks configured by the motherboard 2, for example, the hard disk monitoring message received by the programmable logic module 11 in one cycle includes 12 clock units, and the predetermined number is 3, that is, one group of clock units has 3 clock units, the number of the first interface hard disks corresponding to the hard disk monitoring message is 12 divided by 3, and the number of the first interface hard disks is 4, so that the programmable logic module 11 selects the decoding sub firmware corresponding to the number of the first interface hard disks being 4 to further decode and analyze the hard disk monitoring message, in detail, the programmable logic module 11 selects the decoding sub firmware corresponding to the number of the first interface hard disks being 4 to further decode and analyze the data message of the hard disk monitoring message to obtain 12 light signal control signals included in the 4 sets of light signal control signal groups corresponding to the received hard disk monitoring message.
When the backplane device 1 of the present invention is electrically connected to different motherboards 2 configured with different numbers (4) of the first interface hard disks as described above, for example, another motherboard 2 into which 8 first interface hard disks can be inserted, the number of the first interface hard disks may be other numbers, when the motherboard configured with eight first interface hard disks is electrically connected to the backplane device 1 of the present invention, the programmable logic module 11 of the backplane device 1 executes a main backplane firmware of a backplane firmware to receive a hard disk monitoring message generated by the hard disk management controller 20 of the another motherboard 2 monitoring the 8 first interface hard disks connected to the another motherboard via the backplane SGPIO interface 10 and the motherboard SGPIO interface of the another motherboard 2 from the another motherboard 2, and the hard disk monitoring message includes 24 clock units, the programmable logic module 11 monitors the hard disks according to the received hard disk monitoring message, analyzing that the hard disk monitoring message has 24 clock units, calculating the number of the most configurable first interface hard disks on the corresponding motherboard to be 8, then selecting and executing the decoding sub-firmware corresponding to the number of the first interface hard disks by the programmable logic module 11 according to the number of the first interface hard disks corresponding to the other motherboard 2, namely the number of the most configurable first interface hard disks on the other motherboard, obtaining the corresponding light signal control signal group from the data message of the hard disk monitoring message by executing the decoding sub-firmware corresponding to the number of the first interface hard disks, and respectively controlling the light-on modes of the corresponding light units in the light module according to each light signal control signal included in the obtained light signal control signal group. Therefore, the backboard device 1 can be connected with different mainboards which are provided with different numbers of first interface hard disks.
In summary, the backplane device 1 of the present invention can dynamically analyze the configuration mode of the first interface hard disk of the motherboard 2 electrically connected to the programmable logic module 11 to correspondingly execute the corresponding decoding sub firmware and generate the light signal control signal set to control the corresponding operations of the plurality of corresponding light signal units of the light signal module 12, thereby simplifying the problem of long design development time caused by the need to correspondingly design a plurality of different dedicated backplanes for different motherboards.
The above description is only for the specific embodiments of the present invention, but the scope of the present invention is not limited thereto, and any person skilled in the art can easily conceive of the changes or substitutions within the technical scope of the present invention, and all the changes or substitutions should be covered within the scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the claims.
Claims (7)
1. A backplane device adapted for use in a server system, comprising:
a back-board SGPIO interface, which is used for connecting a mainboard SPGIO interface of the mainboard and receiving a hard disk monitoring message transmitted by the mainboard SGPIO interface of the connected mainboard;
a programmable logic module, which is connected with the SGPIO interface of the backboard and is used for executing a backboard firmware, wherein the backboard firmware comprises a main backboard firmware and a plurality of decoding sub-firmware respectively corresponding to different quantities of first interface hard disks, the programmable logic module analyzes the hard disk monitoring message received by the SGPIO interface of the backboard and obtains the quantity of the first interface hard disks of the mainboard corresponding to the hard disk monitoring message, and then the programmable logic module executes the corresponding decoding sub-firmware according to the quantity of the first interface hard disks coupled with the SGPIO interface of the mainboard so as to obtain a corresponding lamp number control signal group from the hard disk monitoring message by executing the corresponding decoding sub-firmware; and
and the lamp signal module is connected with the programmable logic module and is used for controlling the operation of the signal group according to the lamp signal sent by the programmable logic module.
2. The backplane device of claim 1, wherein the programmable logic module receives the hard disk monitoring message transmitted by a first interface hard disk management controller of the motherboard via the backplane SGPIO interface.
3. The backplane device of claim 2, wherein the plc module periodically receives the hard disk monitoring messages transmitted by the motherboard, each hard disk monitoring message including, in a single cycle, a status message corresponding to each first interface hard disk coupled to the SGPIO interface of the motherboard.
4. The backplane device of claim 1, wherein the backplane firmware executed by the programmable logic module is stored in a non-volatile memory inside the programmable logic module or in a non-volatile memory electrically connected to the programmable logic module.
5. The backplane device according to claim 3, wherein the hard disk monitoring message comprises a clock message and a data message, the clock message of the hard disk monitoring message comprises a plurality of clock groups, each clock group corresponds to the status information of a single first interface hard disk included in the data message, the number of the status information included in the hard disk monitoring message is the same as the number of the first interface hard disks coupled to the SGPIO interface of the motherboard, wherein the first interface hard disks are hard disks electrically coupled to the same SGPIO interface, the programmable logic module of the backplane analyzes the number of the clock groups included in the clock message in the hard disk monitoring message to calculate and determine the number of the first interface hard disks configured for the motherboard connected to the SGPIO interface of the backplane device via the same SGPIO interface, the programmable logic module selects corresponding decoding sub-firmware according to the number of the first interface hard disks configured by the mainboard, wherein each decoding sub-firmware is used for decoding the firmware of the hard disk monitoring messages corresponding to different numbers of the first interface hard disks, so that a plurality of lamp control signal groups respectively corresponding to the first interface hard disks of the mainboard are obtained from the hard disk monitoring messages by executing the corresponding decoding sub-firmware, and a plurality of corresponding lamp units in the lamp module are correspondingly controlled according to a plurality of lamp control signals included by the lamp control signal groups.
6. The backplane device according to claim 5, wherein each group of clocks comprises a predetermined number of clock units, each clock unit corresponding to one of the light control signals and one of the light units, each group of light units corresponding to a single first interface hard disk.
7. The backplane device of any of claims 1-6, wherein the programmable logic module is a complex programmable logic device or a field programmable gate array.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110307306.1A CN115114105A (en) | 2021-03-23 | 2021-03-23 | Back board device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110307306.1A CN115114105A (en) | 2021-03-23 | 2021-03-23 | Back board device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN115114105A true CN115114105A (en) | 2022-09-27 |
Family
ID=83323781
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110307306.1A Pending CN115114105A (en) | 2021-03-23 | 2021-03-23 | Back board device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN115114105A (en) |
-
2021
- 2021-03-23 CN CN202110307306.1A patent/CN115114105A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9146823B2 (en) | Techniques for testing enclosure management controller using backplane initiator | |
| JP5688220B2 (en) | Networked test system | |
| CN107832199A (en) | Hard disk monitoring system based on CPLD | |
| CN103038751A (en) | Flexible storage interface tester with variable parallelism and firmware upgradeability | |
| CN101311905A (en) | Debug card and debug method | |
| CN102928690B (en) | For the method for detecting abnormality of electron device | |
| CN110795317A (en) | Method and system for realizing lighting of self-adaptive hard disk backboard by using CPLD (complex programmable logic device) | |
| US6956379B2 (en) | Testing device and method for testing backplanes and connectors on backplanes | |
| CN110162446A (en) | A kind of backboard hard disk ignition method based on BMC | |
| CN101770089A (en) | Liquid crystal display module tester | |
| CN103902315A (en) | System and method for online updating of multiple board cards | |
| CN104678982A (en) | Test device using independent control module to test, and method of test device | |
| CN112306937B (en) | Setting selection circuit, method, device and medium for mainboard device in server | |
| CN115114105A (en) | Back board device | |
| CN104090833A (en) | Server and signal analysis device thereof | |
| CN110687363A (en) | SFP port test fixture | |
| CN113177388B (en) | Device, system and method for testing and verifying IP (Internet protocol) core | |
| CN105183954A (en) | PXI based serial bus health monitoring platform | |
| CN113905227A (en) | Video processing chip aging device and method based on daisy chain | |
| CN110442986B (en) | Method for managing server motherboard based on CPLD logic code generator | |
| US11392440B2 (en) | Hard disk status monitoring system and hard disk status monitoring method | |
| CN113849355A (en) | I2C rate self-adaptive adjusting method, system, terminal and storage medium | |
| CN106934081A (en) | Disc driver analogy method and device | |
| CN114443445B (en) | Hard disk lighting method and device, electronic equipment and storage medium | |
| US20090030624A1 (en) | Systems and methods for validating power integrity of integrated circuits |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |