CN115001645B - Clock recovery method, clock recovery device, electronic equipment and computer storage medium - Google Patents

Clock recovery method, clock recovery device, electronic equipment and computer storage medium Download PDF

Info

Publication number
CN115001645B
CN115001645B CN202210667201.1A CN202210667201A CN115001645B CN 115001645 B CN115001645 B CN 115001645B CN 202210667201 A CN202210667201 A CN 202210667201A CN 115001645 B CN115001645 B CN 115001645B
Authority
CN
China
Prior art keywords
signal
target
sampling
tap coefficient
clock recovery
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202210667201.1A
Other languages
Chinese (zh)
Other versions
CN115001645A (en
Inventor
李岩
宋经纬
董涛
伍剑
洪小斌
郭洪翔
邱吉芳
杨智生
李蔚
左勇
殷杰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing University of Posts and Telecommunications
Space Star Technology Co Ltd
Original Assignee
Beijing University of Posts and Telecommunications
Space Star Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing University of Posts and Telecommunications, Space Star Technology Co Ltd filed Critical Beijing University of Posts and Telecommunications
Priority to CN202210667201.1A priority Critical patent/CN115001645B/en
Publication of CN115001645A publication Critical patent/CN115001645A/en
Application granted granted Critical
Publication of CN115001645B publication Critical patent/CN115001645B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0054Detection of the synchronisation error by features other than the received signal transition
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0054Detection of the synchronisation error by features other than the received signal transition
    • H04L7/0058Detection of the synchronisation error by features other than the received signal transition detection of error based on equalizer tap values

Abstract

The application relates to the technical field of communication, and provides a clock recovery method, a clock recovery device, electronic equipment and a computer storage medium. Comprising the following steps: sampling the analog signal according to the clock signal to obtain a sampling signal; determining a target tap coefficient according to the sampling signal; and carrying out convolution operation on the sampling signal and the target tap coefficient to obtain a target signal, wherein the target signal is a signal obtained by carrying out clock recovery on the sampling signal. According to the method and the device, the convolution operation is carried out on the sampling signal through the determined tap coefficient, so that the channel equalization can be realized while the interpolation operation is carried out on the analog signal, the problem that the complexity of the algorithm is increased because the traditional interpolation filter is adopted to carry out clock recovery and the channel equalization algorithm is adopted at the same time is avoided, and the efficiency in carrying out clock recovery is effectively improved.

Description

Clock recovery method, clock recovery device, electronic equipment and computer storage medium
Technical Field
The present invention relates to the field of communications technologies, and in particular, to a clock recovery method, a clock recovery device, an electronic device, and a computer storage medium.
Background
In a high-speed optical fiber communication system, a signal generator at a transmitting end and an operating clock of an analog-to-digital converter at a receiving end are usually non-homologous, and a clock recovery algorithm is required to recover a signal at an optimal sampling time. At present, a traditional interpolation filter is used for interpolation operation in a clock recovery algorithm, and the design of the traditional interpolation filter can influence the overall performance of signals, so that the received signals are subjected to serious intersymbol interference, and the signal deviation is large. Channel equalization algorithms can be currently employed to reduce inter-symbol interference, however, employing channel equalization algorithms to reduce inter-symbol interference increases the complexity of the algorithm. Thus, making the current clock recovery inefficient.
Disclosure of Invention
The embodiment of the application provides a clock recovery method, a clock recovery device, electronic equipment and a computer storage medium, which are used for solving the technical problems that a channel equalization algorithm is required to be adopted at the same time when a traditional interpolation filter is adopted for clock recovery, and the complexity of the algorithm is increased when the channel equalization algorithm is adopted, so that the efficiency is low when the clock recovery is carried out currently.
In a first aspect, an embodiment of the present application provides a clock recovery method, including:
sampling the analog signal according to the clock signal to obtain a sampling signal;
determining a target tap coefficient according to the sampling signal;
and carrying out convolution operation on the sampling signal and the target tap coefficient to obtain a target signal, wherein the target signal is a signal obtained by carrying out clock recovery on the sampling signal.
In one embodiment, the step of determining the target tap coefficients from the sampled signal comprises:
determining a target interpolation interval according to the sampling signal;
determining a target tap coefficient from a preset lookup table according to the target interpolation interval, wherein the preset lookup table comprises a plurality of interpolation intervals and tap coefficients respectively corresponding to the interpolation intervals.
In one embodiment, the step of sampling the analog signal according to the clock signal to obtain the sampled signal includes:
determining a sampling frequency of the clock signal;
and sampling the analog signal according to the sampling frequency to obtain a sampling signal.
In one embodiment, after the step of obtaining the target signal based on the convolution operation performed by the sampling signal and the target tap coefficient, the method further includes:
and carrying out tap coefficient updating and interpolation interval updating based on the target signal.
In one embodiment, the step of updating the tap coefficients based on the target signal comprises:
determining an error signal according to the target signal and a standard reference signal;
and updating data of the target tap coefficient according to the target signal, the error signal, the sampling signal, the target tap coefficient and a preset step length coefficient.
In one embodiment, the step of determining an error signal from the target signal and a standard reference signal comprises:
and carrying out difference value operation on the square value of the target signal and the square value of the standard reference signal to obtain an error signal.
In one embodiment, the step of updating the interpolation interval based on the target signal comprises:
performing timing error calculation according to the target signal and a preset step length coefficient to obtain a timing error;
and updating the data of the target interpolation interval according to the timing error and the target interpolation interval.
In a second aspect, an embodiment of the present application provides a clock recovery apparatus, including:
the sampling module is used for sampling the analog signals according to the clock signals to obtain sampling signals;
the determining module is used for determining a target tap coefficient according to the sampling signal;
and the convolution module is used for carrying out convolution operation on the sampling signal and the target tap coefficient to obtain a target signal, wherein the target signal is a signal obtained by carrying out clock recovery on the sampling signal.
In a third aspect, an embodiment of the present application provides an electronic device, including a processor and a memory storing a computer program, where the processor implements the steps of the clock recovery method according to the first or second aspect when executing the program.
In a fourth aspect, embodiments of the present application provide a computer storage medium, which is a computer readable storage medium, including a computer program, which when executed by a processor, implements the steps of the clock recovery method according to the first or second aspect.
According to the clock recovery method, the clock recovery device, the electronic equipment and the computer storage medium, the target tap coefficient is determined through the sampling signal obtained by sampling the analog signal by the clock signal, convolution operation is carried out on the sampling signal and the target tap coefficient, the signal obtained after clock recovery of the sampling signal is obtained to serve as the target signal, and because the convolution operation is carried out on the sampling signal through the determined tap coefficient, channel equalization can be achieved while interpolation operation is carried out on the analog signal, the problem that complexity of the algorithm is increased due to the fact that the traditional interpolation filter is adopted for clock recovery and the channel equalization algorithm is adopted at the same time is avoided, and efficiency in clock recovery is effectively improved.
Drawings
For a clearer description of the present application or of the prior art, the drawings that are used in the description of the embodiments or of the prior art will be briefly described, it being apparent that the drawings in the description below are some embodiments of the present application, and that other drawings may be obtained from these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a schematic flow chart of a clock recovery method according to an embodiment of the present disclosure;
FIG. 2 is a second flowchart of a clock recovery method according to an embodiment of the present disclosure;
FIG. 3 is a third flow chart of a clock recovery method according to the embodiment of the present application;
FIG. 4 is a schematic overall flow chart of a clock recovery method according to an embodiment of the present disclosure;
FIG. 5 is a schematic diagram of functional modules of an embodiment of a clock recovery apparatus of the present application;
fig. 6 is a schematic structural diagram of an electronic device according to an embodiment of the present application.
Detailed Description
For the purposes of making the objects, technical solutions and advantages of the present application more apparent, the technical solutions in the present application will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present application, and it is apparent that the described embodiments are some, but not all, embodiments of the present application. All other embodiments, which can be made by one of ordinary skill in the art based on the embodiments herein without making any inventive effort, are intended to be within the scope of the present application.
Fig. 1 is a schematic flow chart of a clock recovery method according to an embodiment of the present application. Referring to fig. 1, an embodiment of the present application provides a clock recovery method, which may include:
step S100, sampling the analog signal according to the clock signal to obtain a sampling signal;
the clock recovery method in this embodiment may be implemented by a clock recovery program of a chip that may be stored in an electronic device such as a computer, a tablet computer, a server, a smart phone, and other smart terminals. Specifically, the electronic device can implement the clock recovery method by executing the clock recovery program stored in the chip, and perform clock recovery on the sampling signal obtained by sampling the analog signal by the clock signal.
It can be appreciated that, in the actual communication process of the high-speed optical fiber communication system, the sampling time offset phenomenon is easily caused due to the mismatch of the clocks of the receiving and transmitting ends. When this occurs, it is necessary to recover the signal at the optimal sampling instant. In this embodiment, the optimal interpolation filter is stored in a look-up table in advance, and each interpolation interval corresponds to a tap coefficient of a set of filters. So that in the clock recovery algorithm, the interpolation interval can be used as an index of the lookup table to select the tap coefficient of the specific filter.
In clock recovery of analog signals, since high-speed communication systems are digital, the analog signals must be sampled for further processing. Therefore, the electronic device can input the analog signal and the clock signal into the analog-to-digital converter, and the analog signal is sampled by the analog-to-digital converter according to the clock signal to obtain a sampling signal in the form of a digital signal. The analog signals can be obtained from a transmission link or can be obtained from an optical fiber link through a photoelectric converter and output to an analog-to-digital converter; the clock signal is provided by a clock source, which may be from a chiplet on the circuit board. The analog signals are used for information transmission, such as optical signals in optical fibers, wireless signals emitted by Wifi antennas. The clock signal is used for enabling the whole analog-to-digital converter to work, the analog-to-digital converter samples the analog signal at a fixed frequency, and the sampling frequency is the frequency of the clock signal. Sampling the analog signal so as to conveniently determine a target tap coefficient according to the sampled signal; and performing convolution operation based on the sampling signal and the target tap coefficient to obtain a target signal.
Further, the step of sampling the analog signal according to the clock signal to obtain a sampled signal includes:
step S1001, determining a sampling frequency of a clock signal;
step S1002, sampling the analog signal according to the sampling frequency, to obtain a sampling signal.
After the analog signal and the clock signal are input into the analog-to-digital converter, the clock signal is identified, and the sampling frequency of the clock signal can be obtained by identifying the clock signal because the clock signal is a sine signal or a square wave signal with a corresponding frequency. After the sampling frequency of the clock signal is obtained, the analog signal can be sampled by the analog-to-digital converter at the sampling frequency of the clock signal, and the analog signal is converted into a signal in the form of a digital signal, so that the sampling signal is obtained. For example, in this embodiment, the analog signal is s (t), and the clock signal is s clk (t) if the sampling frequency of the clock signal is determined to be f s The following steps are:
s`(n)=s(n/fs+Δt)
wherein s' (n) is a sampling signal, Δt is a sampling phase error, and is a random value varying with time; f (f) s Is the sampling frequency of the clock signal; s (t) is an analog signal, n is time, specifically n=1, 2, 3.
Step S200, determining a target tap coefficient according to the sampling signal;
after the sampling signal is obtained, determining an interpolation interval corresponding to the sampling signal from a plurality of interpolation intervals as a target interpolation interval, and further determining a group of tap coefficients corresponding to the target interpolation interval from the tap coefficients of each group as target tap coefficients according to the association relation between each interpolation interval and tap coefficients of each group in the lookup table. The method is convenient for carrying out convolution operation on the sampling signal and the target tap coefficient, and obtaining a signal after clock recovery on the sampling signal and taking the signal as a target signal. The target tap coefficient is determined from the plurality of groups of tap coefficients through the sampling signal, so that convolution operation can be further carried out on the basis of the sampling signal and the target tap coefficient, a signal after clock recovery is obtained, interpolation operation can be carried out on an analog signal, channel equalization can be realized at the same time, the problem that the complexity of an algorithm is increased because a traditional interpolation filter is required to carry out clock recovery and a channel equalization algorithm is adopted at the same time is solved, and the efficiency in clock recovery is effectively improved.
Step S300, performing convolution operation based on the sampling signal and the target tap coefficient to obtain a target signal, where the target signal is a signal obtained by performing clock recovery on the sampling signal.
After the sampling signal and the target tap coefficient are obtained, the embodiment can input the sampling signal and the target tap coefficient into a convolution operation module, and the convolution operation module carries out convolution operation on the sampling signal and the target tap coefficient. In the case of performing the convolution operation, a plurality of input sampling signals are required, and for example, in the case of calculating y (100), it may be necessary to simultaneously participate in the calculation of sampling signals such as s ' (99), s ' (98), …, s ' (90). The convolution operation can be specifically realized by the following formula:
wherein y (N) is a target signal, s' (N) is a sampling signal, h (k) is a target tap coefficient, k=1, 2,3,.. h
According to the clock recovery method provided by the embodiment of the application, the target tap coefficient is determined through the sampling signal obtained by sampling the analog signal by the clock signal, convolution operation is carried out on the sampling signal and the target tap coefficient, so that the signal obtained by carrying out clock recovery on the sampling signal is used as the target signal, and because the convolution operation is carried out on the sampling signal by the tap coefficient, channel equalization can be realized while interpolation operation is carried out on the analog signal, the problem that the complexity of the algorithm is increased because the conventional interpolation filter is required to carry out clock recovery and the channel equalization algorithm is adopted is avoided, and the efficiency in carrying out clock recovery is effectively improved.
Fig. 2 is a second flowchart of a clock recovery method according to an embodiment of the present application. Referring to fig. 2, in one embodiment, the step of determining target tap coefficients from the sampled signal includes:
step S2001, determining a target interpolation interval according to the sampling signal;
step S2002, determining a target tap coefficient from a preset lookup table according to the target interpolation interval, where the preset lookup table includes a plurality of interpolation intervals and tap coefficients corresponding to the interpolation intervals respectively.
After obtaining the sampling signal, the present embodiment can determine a corresponding interpolation interval from among the interpolation intervals as a target interpolation interval according to the sampling signal. For example: if the current interpolation interval comprises delta t '(1) -delta t' (100), if the sampling signal is s '(100), determining that the target interpolation interval is delta t' (100) from delta t '(1) -delta t' (100) according to the sampling signal; if the sampling signal is s '(1), the target interpolation interval is Δt' (1) from Δt '(1) - Δt' (100) can be determined from the sampling signal.
After the target interpolation intervals are obtained, since the optimal interpolation filters have been stored in advance in the form of a lookup table, and each interpolation interval corresponds to a set of tap coefficients of the filter. Therefore, the target interpolation interval can be used as an index of a preset lookup table, and a group of tap coefficients corresponding to the target interpolation interval is determined from the tap coefficients of each group as the target tap coefficients according to the association relation between each interpolation interval and each group of tap coefficients in the lookup table.
The embodiment determines the target interpolation interval according to the sampling signal, and then determines the target tap coefficient from a preset lookup table according to the target interpolation interval. The method is convenient for carrying out convolution operation on the sampling signal and the target tap coefficient, and obtaining a signal after clock recovery on the sampling signal and taking the signal as a target signal. The target tap coefficient is determined from the plurality of groups of tap coefficients through the sampling signal, so that convolution operation can be further carried out on the basis of the sampling signal and the target tap coefficient, a signal after clock recovery is obtained, interpolation operation can be carried out on an analog signal, channel equalization can be realized at the same time, the problem that the complexity of an algorithm is increased because a traditional interpolation filter is required to carry out clock recovery and a channel equalization algorithm is adopted at the same time is solved, and the efficiency in clock recovery is effectively improved.
Fig. 3 is a third flowchart of a clock recovery method according to an embodiment of the present application. Referring to fig. 3, in one embodiment, after the step of performing a convolution operation based on the sampled signal and the target tap coefficient to obtain a target signal, the method further includes:
and step S400, carrying out tap coefficient updating and interpolation interval updating based on the target signal.
After clock recovery is performed to obtain a target signal, the embodiment can also determine the deviation degree of the target signal and the optimal sampling time according to the target signal, other signals subjected to clock recovery and a preset step length coefficient, further update the current interpolation interval, namely the target interpolation interval, by taking the deviation degree as a timing error, and update the lookup table through the updated interpolation interval.
In this embodiment, the error signal may be determined according to the comparison between the target signal and the standard reference signal, and the target tap coefficient may be further updated according to the information such as the error signal and the target signal, the sampling signal, the target tap coefficient, and the preset step length coefficient, and the lookup table may be updated by the updated tap coefficient. Wherein the preset step size coefficient can control the tracking speed of the timing error by changing the size of the preset step size coefficient.
The interpolation interval and the tap coefficient in the lookup table are continuously updated through the signals after clock recovery, so that the tap coefficient determined according to the sampling signals is more accurate, the signals obtained by convolution operation based on the tap coefficient and the sampling signals are more approximate to the optimal sampling time, channel equalization can be realized while interpolation operation is carried out on the analog signals, the problem that the complexity of the algorithm is increased due to the fact that the conventional interpolation filter is adopted for clock recovery and the channel equalization algorithm is adopted at the same time is avoided, and the efficiency in clock recovery is effectively improved.
Further, the step of updating the tap coefficient based on the target signal includes:
step S40011, determining an error signal according to the target signal and a standard reference signal;
step S40012, updating data of the target tap coefficient according to the target signal, the error signal, the sampling signal, the target tap coefficient and a preset step size coefficient.
Specifically, after the target signal is obtained, the target signal may be compared with a standard reference signal, and the comparison result is used as an error signal. Further, multiplying the error signal by a preset step size coefficient, multiplying the target signal by the operation result, and multiplying the complex conjugate number of the sampling signal by the result of multiplying the target signal by the sampling signal to obtain a coefficient error. Further, the coefficient error and the target tap coefficient are subjected to addition operation to obtain a new tap coefficient, the target tap coefficient is subjected to data updating through the new tap coefficient, and the tap coefficient value corresponding to the target tap coefficient in the lookup table is updated through the updated tap coefficient. The specific calculation process can be realized by the following formula:
h i,k +μe n ×y(n)×conj[s′(n-k)]→h i,k
wherein h to the left of the formula i,k For the target tap coefficient before updating, specifically, the tap coefficient of the ith row and the kth column of the lookup table; h on the right i,k The updated target tap coefficient; mu is a step size coefficient; conj is a complex conjugate function; y (n) is a target signal; e, e n S' (n) is a sampled signal, which includes n-k sampled signals, k=1, 2, 3.
The above-mentioned tap coefficient updating process is the training process of the optimal interpolation filter, and the present embodiment can use the gradient descent method to continuously update the tap coefficient of the optimal interpolation filter stored in the lookup table, so that the quality of the signal after interpolation (i.e. convolution operation) tends to be optimal.
Further, the step of determining an error signal from the target signal and a standard reference signal comprises:
and step S400111, performing difference value operation on the square value of the target signal and the square value of the standard reference signal to obtain an error signal.
When determining an error signal according to the target signal and the standard reference signal, the target signal may be squared to obtain a square value of the target signal. And squaring the standard reference signal to obtain the square value of the standard reference signal. Further, a difference value is calculated between the square value of the target signal and the square value of the standard reference signal, specifically, the square value of the standard reference signal is subtracted from the square value of the target signal, and the obtained difference value is the error signal. Specifically, the process of calculating the error signal may be implemented by the following formula:
wherein e n R is the current error signal ref For a standard signal amplitude, i.e. a standard reference signal, y (n) is the target signal.
Further, the step of updating the interpolation interval based on the target signal includes:
step S40021, performing timing error calculation according to the target signal and a preset step length coefficient to obtain a timing error;
step S40022, updating data of the target interpolation interval according to the timing error and the target interpolation interval.
After the target signal is obtained, the embodiment may further input the target signal to a timing error calculation module, where the module is provided with a Gardner algorithm, and the degree of deviation between the target signal and the optimal sampling time may be calculated by the Gardner algorithm, so as to obtain a timing error, where the Gardner algorithm is a timing error detection algorithm. Specifically, the process of calculating the timing error can be implemented by the following formula:
TE(n)=μ·[y(n)-y(n-2)]·y(n-1)
where TE (n) is the current timing error, μ is the step size coefficient, y (n) is the target signal, y (n-1) is the previous clock recovered signal of the target signal, and y (n-2) is the previous clock recovered signal of y (n-1).
After the timing error, the timing error and the target interpolation interval (namely the current interpolation interval) are input into an interpolation interval calculation module, and the interpolation interval calculation module performs addition operation on the timing error and the target interpolation interval to obtain a new interpolation interval. Wherein, the process of calculating the new interpolation interval can be represented by the following formula:
Δt`(n+1)=Δt`(n)+TE(n)
where Δt '(n+1) is the new interpolation interval, Δt' (n) is the target interpolation interval, and TE (n) is the current timing error.
Further, the data updating is carried out on the target interpolation interval through the new interpolation interval, and the interpolation interval corresponding to the target interpolation interval in the lookup table is updated through the updated interpolation interval.
According to the method and the device, the interpolation interval and the tap coefficient in the lookup table are continuously updated through the clock recovered signal, so that the tap coefficient determined according to the sampling signal is more accurate, the signal obtained by convolution operation based on the tap coefficient and the sampling signal is more approximate to the optimal sampling time, channel equalization can be achieved while interpolation operation is carried out on the analog signal, the problem that the complexity of the algorithm is increased due to the fact that a channel equalization algorithm is needed to be adopted at the same time when a traditional interpolation filter is adopted for clock recovery is avoided, and the efficiency in clock recovery is effectively improved.
Referring to fig. 4, fig. 4 is an overall flowchart of a clock recovery method according to an embodiment of the present application. Specifically, in this embodiment, a clock signal and an analog signal of a receiving end clock are input into an analog-to-digital converter, and the analog signal is sampled by the analog-to-digital converter according to the clock signal to obtain a sampling signal. Further, the sampled signal is convolved (i.e., interpolated) with the tap coefficient of the interpolation filter (i.e., the target tap coefficient) found in the optimal interpolation filter tap coefficient lookup table (i.e., the preset lookup table), to obtain a convolved output signal as the target signal. Further, timing errors can be obtained by performing timing error calculation according to the convolution output signals, new interpolation interval calculation is performed according to the timing errors and the current interpolation interval, new interpolation intervals are obtained, and corresponding interpolation intervals in the tap coefficient lookup table of the optimal interpolation filter are updated through the new interpolation intervals. Wherein the interpolation interval is used to find the corresponding tap coefficient as an index in a look-up table. And the convolution output signal and the standard reference signal can be compared, specifically, the square value of the convolution output signal and the square value of the standard reference signal are subjected to difference operation to obtain an error signal, the coefficient error of the tap coefficient is further calculated according to the information of the error signal, the convolution output signal, the sampling signal and the like, the coefficient error and the current tap coefficient (namely the target tap coefficient) are subjected to addition operation to obtain a new tap coefficient, and the tap coefficient of the corresponding tap coefficient in the tap coefficient lookup table of the optimal interpolation filter is updated according to the new tap coefficient.
Further, the application also provides a clock recovery device.
Referring to fig. 5, fig. 5 is a schematic diagram of a functional module of an embodiment of a clock recovery device of the present application.
The clock recovery apparatus includes:
the sampling module 100 is configured to sample an analog signal according to a clock signal to obtain a sampled signal;
a determining module 200, configured to determine a target tap coefficient according to the sampling signal;
the convolution module 300 is configured to perform convolution operation based on the sampling signal and the target tap coefficient to obtain a target signal, where the target signal is a signal obtained by performing clock recovery on the sampling signal.
According to the clock recovery device provided by the embodiment of the application, the target tap coefficient is determined through the sampling signal obtained by sampling the analog signal by the clock signal, convolution operation is carried out on the sampling signal and the target tap coefficient, so that the signal obtained after clock recovery is carried out on the sampling signal is used as the target signal, and because the convolution operation is carried out on the sampling signal through the determined tap coefficient, channel equalization can be realized while interpolation operation is carried out on the analog signal, the problem that the complexity of the algorithm is increased due to the fact that the conventional interpolation filter is required to be simultaneously adopted for clock recovery is avoided, and the efficiency in clock recovery is effectively improved.
In one embodiment, the sampling module 100 is specifically configured to:
determining a sampling frequency of the clock signal;
and sampling the analog signal according to the sampling frequency to obtain a sampling signal.
In one embodiment, the determining module 200 is specifically configured to:
determining a target interpolation interval according to the sampling signal;
determining a target tap coefficient from a preset lookup table according to the target interpolation interval, wherein the preset lookup table comprises a plurality of interpolation intervals and tap coefficients respectively corresponding to the interpolation intervals.
In one embodiment, convolution module 300 is specifically configured to:
and carrying out tap coefficient updating and interpolation interval updating based on the target signal.
In one embodiment, convolution module 300 includes a first update module (not shown) for:
determining an error signal according to the target signal and a standard reference signal;
and updating data of the target tap coefficient according to the target signal, the error signal, the sampling signal, the target tap coefficient and a preset step length coefficient.
In one embodiment, the first updating module includes a difference operation module (not shown in the figure) for:
and carrying out difference value operation on the square value of the target signal and the square value of the standard reference signal to obtain an error signal.
In one embodiment, convolution module 300 includes a second update module (not shown) for:
performing timing error calculation according to the target signal and a preset step length coefficient to obtain a timing error;
and updating the data of the target interpolation interval according to the timing error and the target interpolation interval.
Fig. 6 illustrates a physical schematic diagram of an electronic device, as shown in fig. 6, which may include: processor 810, communication interface (Communication Interface) 820, memory 830, and communication bus 840, wherein processor 810, communication interface 820, memory 830 accomplish communication with each other through communication bus 840. The processor 810 may call a computer program in the memory 830 to perform the steps of a clock recovery method, for example, including:
sampling the analog signal according to the clock signal to obtain a sampling signal;
determining a target tap coefficient according to the sampling signal;
and carrying out convolution operation on the sampling signal and the target tap coefficient to obtain a target signal, wherein the target signal is a signal obtained by carrying out clock recovery on the sampling signal.
Further, the logic instructions in the memory 830 described above may be implemented in the form of software functional units and may be stored in a computer-readable storage medium when sold or used as a stand-alone product. Based on such understanding, the technical solution of the present application may be embodied essentially or in a part contributing to the prior art or in a part of the technical solution, in the form of a software product stored in a storage medium, including several instructions for causing a computer device (which may be a personal computer, a server, or a network device, etc.) to perform all or part of the steps of the methods described in the embodiments of the present application. And the aforementioned storage medium includes: a U-disk, a removable hard disk, a Read-Only Memory (ROM), a random access Memory (RAM, random Access Memory), a magnetic disk, or an optical disk, or other various media capable of storing program codes.
In another aspect, embodiments of the present application further provide a computer storage medium, where the computer storage medium is a computer readable storage medium, where the computer readable storage medium stores a computer program, where the computer program is configured to cause a processor to perform the steps of the method provided in the foregoing embodiments, for example, including:
sampling the analog signal according to the clock signal to obtain a sampling signal;
determining a target tap coefficient according to the sampling signal;
and carrying out convolution operation on the sampling signal and the target tap coefficient to obtain a target signal, wherein the target signal is a signal obtained by carrying out clock recovery on the sampling signal.
The computer readable storage medium may be any available medium or data storage device that can be accessed by a processor including, but not limited to, magnetic memory (e.g., floppy disks, hard disks, magnetic tape, magneto-optical disks (MOs), etc.), optical memory (e.g., CD, DVD, BD, HVD, etc.), and semiconductor memory (e.g., ROM, EPROM, EEPROM, nonvolatile memory (NAND FLASH), solid State Disk (SSD)), etc.
The apparatus embodiments described above are merely illustrative, wherein the elements illustrated as separate elements may or may not be physically separate, and the elements shown as elements may or may not be physical elements, may be located in one place, or may be distributed over a plurality of network elements. Some or all of the modules may be selected according to actual needs to achieve the purpose of the solution of this embodiment. Those of ordinary skill in the art will understand and implement the present invention without undue burden.
From the above description of the embodiments, it will be apparent to those skilled in the art that the embodiments may be implemented by means of software plus necessary general hardware platforms, or of course may be implemented by means of hardware. Based on this understanding, the foregoing technical solution may be embodied essentially or in a part contributing to the prior art in the form of a software product, which may be stored in a computer readable storage medium, such as ROM/RAM, a magnetic disk, an optical disk, etc., including several instructions for causing a computer device (which may be a personal computer, a server, or a network device, etc.) to execute the method described in the respective embodiments or some parts of the embodiments.
Finally, it should be noted that: the above embodiments are only for illustrating the technical solution of the present application, and are not limiting thereof; although the present application has been described in detail with reference to the foregoing embodiments, it should be understood by those of ordinary skill in the art that: the technical scheme described in the foregoing embodiments can be modified or some technical features thereof can be replaced by equivalents; such modifications and substitutions do not depart from the spirit and scope of the corresponding technical solutions.

Claims (8)

1. A method of clock recovery comprising:
sampling the analog signal according to the clock signal to obtain a sampling signal;
determining a target tap coefficient according to the sampling signal;
performing convolution operation on the sampling signal and the target tap coefficient to obtain a target signal, wherein the target signal is a signal obtained by performing clock recovery on the sampling signal;
after the step of obtaining the target signal based on the convolution operation between the sampling signal and the target tap coefficient, the method further comprises the following steps:
tap coefficient updating and interpolation interval updating are carried out based on the target signal;
the step of updating the tap coefficient based on the target signal comprises the following steps:
determining an error signal according to the target signal and a standard reference signal;
according to the target signal, the error signal, the sampling signal, the target tap coefficient and a preset step length coefficient, carrying out data update on the target tap coefficient;
and updating data of the target tap coefficient according to the target signal, the error signal, the sampling signal, the target tap coefficient and a preset step length coefficient, wherein the data updating is realized by the following formula:
h i,k +μe n ×y(n)×conj[s'(n-k)]→h i,k
wherein h to the left of the formula i,k For the target tap coefficient before updating, specifically, the tap coefficient of the ith row and the kth column of the lookup table; h on the right i,k The updated target tap coefficient; mu is a step size coefficient; conj is a complex conjugate function; y (n) is a target signal; e, e n S' (n) is a sampled signal, which includes n-k sampled signals, k=1, 2, 3.
2. The method of clock recovery according to claim 1, wherein the step of determining target tap coefficients from the sampled signal comprises:
determining a target interpolation interval according to the sampling signal;
determining a target tap coefficient from a preset lookup table according to the target interpolation interval, wherein the preset lookup table comprises a plurality of interpolation intervals and tap coefficients respectively corresponding to the interpolation intervals.
3. The method of claim 1, wherein the step of sampling the analog signal according to the clock signal to obtain the sampled signal comprises:
determining a sampling frequency of the clock signal;
and sampling the analog signal according to the sampling frequency to obtain a sampling signal.
4. The method of claim 1, wherein the step of determining an error signal based on the target signal and a standard reference signal comprises:
and carrying out difference value operation on the square value of the target signal and the square value of the standard reference signal to obtain an error signal.
5. The clock recovery method according to claim 2, wherein the step of performing interpolation interval update based on the target signal comprises:
performing timing error calculation according to the target signal and a preset step length coefficient to obtain a timing error;
and updating the data of the target interpolation interval according to the timing error and the target interpolation interval.
6. A clock recovery apparatus, comprising:
the sampling module is used for sampling the analog signals according to the clock signals to obtain sampling signals;
the determining module is used for determining a target tap coefficient according to the sampling signal;
the convolution module is used for carrying out convolution operation on the basis of the sampling signal and the target tap coefficient to obtain a target signal, wherein the target signal is a signal obtained by carrying out clock recovery on the sampling signal;
the convolution module is specifically configured to perform tap coefficient update and interpolation interval update based on the target signal;
the convolution module comprises a first updating module, wherein the first updating module is used for determining an error signal according to the target signal and a standard reference signal; according to the target signal, the error signal, the sampling signal, the target tap coefficient and a preset step length coefficient, carrying out data update on the target tap coefficient; and updating data of the target tap coefficient according to the target signal, the error signal, the sampling signal, the target tap coefficient and a preset step length coefficient, wherein the data updating is realized by the following formula:
h i,k +μe n ×y(n)×conj[s'(n-k)]→h i,k
wherein h to the left of the formula i,k For the target tap coefficient before updating, specifically, the tap coefficient of the ith row and the kth column of the lookup table; h on the right i,k The updated target tap coefficient; mu is a step size coefficient; conj is a complex conjugate function; y (n) is a target signal; e, e n S 'is the current error signal, s' is the sampled signal, which includes n-k samplesSample signal, k=1, 2, 3.
7. An electronic device comprising a processor and a memory storing a computer program, characterized in that the processor implements the steps of the clock recovery method of any one of claims 1 to 5 when executing the computer program.
8. A computer storage medium, which is a computer readable storage medium comprising a computer program, characterized in that the computer program when executed by a processor implements the steps of the clock recovery method of any one of claims 1 to 5.
CN202210667201.1A 2022-06-13 2022-06-13 Clock recovery method, clock recovery device, electronic equipment and computer storage medium Active CN115001645B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210667201.1A CN115001645B (en) 2022-06-13 2022-06-13 Clock recovery method, clock recovery device, electronic equipment and computer storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210667201.1A CN115001645B (en) 2022-06-13 2022-06-13 Clock recovery method, clock recovery device, electronic equipment and computer storage medium

Publications (2)

Publication Number Publication Date
CN115001645A CN115001645A (en) 2022-09-02
CN115001645B true CN115001645B (en) 2023-12-26

Family

ID=83035378

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210667201.1A Active CN115001645B (en) 2022-06-13 2022-06-13 Clock recovery method, clock recovery device, electronic equipment and computer storage medium

Country Status (1)

Country Link
CN (1) CN115001645B (en)

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1175145A (en) * 1996-08-23 1998-03-04 大宇电子株式会社 Timed inner-inserting device for digital demodulator
KR20010076780A (en) * 2000-01-28 2001-08-16 오길록 Parallel processing methode of apparatus for timing recovery using interpolation filter
CN102577183A (en) * 2009-07-23 2012-07-11 思科技术公司 Clock recovery for optical transmission systems
JP2014045426A (en) * 2012-08-28 2014-03-13 Sumitomo Electric Ind Ltd Clock timing recovery device, clock timing recovery method and digital coherent receiver
CN106998236A (en) * 2017-02-07 2017-08-01 中国人民解放军国防科学技术大学 A kind of feedback-type symbol timing synchronizing apparatus and method based on filtering interpolation
CN107566307A (en) * 2017-08-31 2018-01-09 北京睿信丰科技有限公司 Blind equalizing apparatus and method, data modulation system and method
CN110247751A (en) * 2018-11-15 2019-09-17 浙江大华技术股份有限公司 The method, apparatus and storage medium of quadrature amplitude modulation QAM signal bit synchronization
CN110752870A (en) * 2019-10-29 2020-02-04 中国电子科技集团公司第五十四研究所 Timing recovery method and device for roll-off coefficient variable broadband satellite transmission system
CN111082870A (en) * 2019-12-30 2020-04-28 武汉邮电科学研究院有限公司 Clock recovery and adaptive equalizer combined device and method in coherent optical communication
CN111194077A (en) * 2019-12-17 2020-05-22 北京航空航天大学杭州创新研究院 Timing synchronization method under low sampling rate
CN112543064A (en) * 2020-12-02 2021-03-23 武汉邮电科学研究院有限公司 Clock recovery device and method for high-speed coherent optical communication system

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8218702B2 (en) * 2009-02-18 2012-07-10 Oracle America, Inc. System and method of adapting precursor tap coefficient
JP6127635B2 (en) * 2013-03-25 2017-05-17 富士通株式会社 Reception circuit and communication circuit

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1175145A (en) * 1996-08-23 1998-03-04 大宇电子株式会社 Timed inner-inserting device for digital demodulator
KR20010076780A (en) * 2000-01-28 2001-08-16 오길록 Parallel processing methode of apparatus for timing recovery using interpolation filter
CN102577183A (en) * 2009-07-23 2012-07-11 思科技术公司 Clock recovery for optical transmission systems
JP2014045426A (en) * 2012-08-28 2014-03-13 Sumitomo Electric Ind Ltd Clock timing recovery device, clock timing recovery method and digital coherent receiver
CN106998236A (en) * 2017-02-07 2017-08-01 中国人民解放军国防科学技术大学 A kind of feedback-type symbol timing synchronizing apparatus and method based on filtering interpolation
CN107566307A (en) * 2017-08-31 2018-01-09 北京睿信丰科技有限公司 Blind equalizing apparatus and method, data modulation system and method
CN110247751A (en) * 2018-11-15 2019-09-17 浙江大华技术股份有限公司 The method, apparatus and storage medium of quadrature amplitude modulation QAM signal bit synchronization
CN110752870A (en) * 2019-10-29 2020-02-04 中国电子科技集团公司第五十四研究所 Timing recovery method and device for roll-off coefficient variable broadband satellite transmission system
CN111194077A (en) * 2019-12-17 2020-05-22 北京航空航天大学杭州创新研究院 Timing synchronization method under low sampling rate
CN111082870A (en) * 2019-12-30 2020-04-28 武汉邮电科学研究院有限公司 Clock recovery and adaptive equalizer combined device and method in coherent optical communication
CN112543064A (en) * 2020-12-02 2021-03-23 武汉邮电科学研究院有限公司 Clock recovery device and method for high-speed coherent optical communication system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
功率抖动信道中的实时时钟恢复算法;李永富等;《光学学报》;全文 *

Also Published As

Publication number Publication date
CN115001645A (en) 2022-09-02

Similar Documents

Publication Publication Date Title
US5274670A (en) Method of equalization in digital mobile communication with improved tracking ability
CN1689292B (en) Communication receiver with virtual parallel equalizers
CA2205602A1 (en) A system for decoding digital data using a variable decision depth
JPH04502695A (en) A method of applying the Viterbi algorithm to a channel with varying transmission characteristics and an apparatus for carrying out the method
JPS584502B2 (en) viterbi decoder
KR100229756B1 (en) Viterbi receiver with improved timing means
JPS58501977A (en) Interference cancellation method and device
JPS60117827A (en) Method and circuit for obtaining optimum position
CN110620740B (en) Signal receiving circuit and operation method thereof
CN102835049A (en) Cross polarization interference compensation device, cross polarization interference compensation method and program
JPS6346623B2 (en)
CN115001645B (en) Clock recovery method, clock recovery device, electronic equipment and computer storage medium
JP2003032313A (en) Device and method for digital demodulation of signal received in digital communication receiver
JPS59201534A (en) Adaptive equalizing method for digital signal and adaptive equalizer
EP0927465A2 (en) A reception method and a receiver
CA2356921C (en) Pipeline processing for data channels
US20030118093A1 (en) Device and method for viterbi equalization with metric increments calculated in advance
JP2000315968A (en) Adaptive signal estimate system
CN113556202B (en) Time domain synchronization point acquisition method, device, equipment and storage medium
US6163517A (en) Signal detection method of data recording/reproducing apparatus and device therefor
CN108768909B (en) 2FSK symbol synchronization method and system based on minimum variance
US7333572B2 (en) Viterbi equalization using a table memory for provision of reconstructed signal values for the calculation of transition metrics
EP0944173B1 (en) Add-compare selection circuit for a Viterbi decoder
CN112769720B (en) Method, apparatus, computer device and medium for channel equalization
CN117155749B (en) Method, device, equipment and storage medium for synchronously tracking phase and time of signal

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant