CN114902181A - Gpu包聚合系统 - Google Patents

Gpu包聚合系统 Download PDF

Info

Publication number
CN114902181A
CN114902181A CN202080085569.6A CN202080085569A CN114902181A CN 114902181 A CN114902181 A CN 114902181A CN 202080085569 A CN202080085569 A CN 202080085569A CN 114902181 A CN114902181 A CN 114902181A
Authority
CN
China
Prior art keywords
packet
output
input
input packet
gpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202080085569.6A
Other languages
English (en)
Chinese (zh)
Inventor
托德·马丁
塔德·利特威勒
尼尚克·帕塔克
曼格什·P·尼亚苏尔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of CN114902181A publication Critical patent/CN114902181A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00General purpose image data processing
    • G06T1/20Processor architectures; Processor configuration, e.g. pipelining
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163Interprocessor communication
    • G06F15/173Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17337Direct connection machines, e.g. completely connected computers, point to point communication networks
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00Traffic control in data switching networks
    • H04L47/50Queue scheduling
    • H04L47/62Queue scheduling characterised by scheduling criteria
    • H04L47/625Queue scheduling characterised by scheduling criteria for service slots or service orders
    • H04L47/6255Queue scheduling characterised by scheduling criteria for service slots or service orders queue load conditions, e.g. longest queue first
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/90Buffering arrangements
    • H04L49/9057Arrangements for supporting packet reassembly or resequencing
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T2200/00Indexing scheme for image data processing or generation, in general
    • G06T2200/28Indexing scheme for image data processing or generation, in general involving image processing hardware
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L2212/00Encapsulation of packets

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
CN202080085569.6A 2019-12-13 2020-12-09 Gpu包聚合系统 Pending CN114902181A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US16/713,472 2019-12-13
US16/713,472 US11210757B2 (en) 2019-12-13 2019-12-13 GPU packet aggregation system
PCT/US2020/063923 WO2021119072A1 (en) 2019-12-13 2020-12-09 Gpu packet aggregation system

Publications (1)

Publication Number Publication Date
CN114902181A true CN114902181A (zh) 2022-08-12

Family

ID=76316977

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202080085569.6A Pending CN114902181A (zh) 2019-12-13 2020-12-09 Gpu包聚合系统

Country Status (6)

Country Link
US (1) US11210757B2 (https=)
EP (1) EP4073639B1 (https=)
JP (1) JP7528217B2 (https=)
KR (1) KR102709341B1 (https=)
CN (1) CN114902181A (https=)
WO (1) WO2021119072A1 (https=)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12106112B2 (en) * 2020-12-03 2024-10-01 Intel Corporation Methods and apparatus to generate graphics processing unit long instruction traces
CN113626369B (zh) * 2021-08-14 2023-05-26 苏州浪潮智能科技有限公司 一种多节点集群环形通信的方法、装置、设备及可读介质

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7209139B1 (en) * 2005-01-07 2007-04-24 Electronic Arts Efficient rendering of similar objects in a three-dimensional graphics engine
CN101471826A (zh) * 2007-12-27 2009-07-01 华为技术有限公司 命令行接口的测试方法及装置
US7839876B1 (en) * 2006-01-25 2010-11-23 Marvell International Ltd. Packet aggregation
CN102323917A (zh) * 2011-09-06 2012-01-18 中国人民解放军国防科学技术大学 一种基于共享内存实现多进程共享gpu的方法
CN103003838A (zh) * 2010-07-19 2013-03-27 超威半导体公司 在多处理单元中使用片上存储器的数据处理
US20130162661A1 (en) * 2011-12-21 2013-06-27 Nvidia Corporation System and method for long running compute using buffers as timeslices
US20160283416A1 (en) * 2015-03-23 2016-09-29 Samsung Electronics Co., Ltd. Bus interface device, semiconductor integrated circuit device including the same, and method of operating the same
US20160379336A1 (en) * 2015-04-01 2016-12-29 Mediatek Inc. Methods of a graphics-processing unit for tile-based rendering of a display area and graphics-processing apparatus
CN109643460A (zh) * 2016-08-29 2019-04-16 超威半导体公司 使用推迟图元批量合并和分类的混合渲染器
CN110223216A (zh) * 2019-06-11 2019-09-10 西安博图希电子科技有限公司 一种基于并行plb的数据处理方法、装置及计算机存储介质
CN110415161A (zh) * 2019-07-19 2019-11-05 龙芯中科技术有限公司 图形处理方法、装置、设备及存储介质

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100628619B1 (ko) * 2000-07-10 2006-09-26 마쯔시다덴기산교 가부시키가이샤 복수의 디코드 장치 및 방법
WO2005053216A2 (en) * 2003-11-25 2005-06-09 Dg2L Technologies Methods and systems for reliable distribution of media over a network
US8374986B2 (en) 2008-05-15 2013-02-12 Exegy Incorporated Method and system for accelerated stream processing
JP2010055214A (ja) 2008-08-26 2010-03-11 Sanyo Electric Co Ltd データ処理装置
US20130155077A1 (en) * 2011-12-14 2013-06-20 Advanced Micro Devices, Inc. Policies for Shader Resource Allocation in a Shader Core
US9509616B1 (en) * 2014-11-24 2016-11-29 Amazon Technologies, Inc. Congestion sensitive path-balancing
US10320695B2 (en) 2015-05-29 2019-06-11 Advanced Micro Devices, Inc. Message aggregation, combining and compression for efficient data communications in GPU-based clusters
US20170300361A1 (en) * 2016-04-15 2017-10-19 Intel Corporation Employing out of order queues for better gpu utilization
US10572258B2 (en) * 2017-04-01 2020-02-25 Intel Corporation Transitionary pre-emption for virtual reality related contexts

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7209139B1 (en) * 2005-01-07 2007-04-24 Electronic Arts Efficient rendering of similar objects in a three-dimensional graphics engine
US7839876B1 (en) * 2006-01-25 2010-11-23 Marvell International Ltd. Packet aggregation
CN101471826A (zh) * 2007-12-27 2009-07-01 华为技术有限公司 命令行接口的测试方法及装置
CN103003838A (zh) * 2010-07-19 2013-03-27 超威半导体公司 在多处理单元中使用片上存储器的数据处理
CN102323917A (zh) * 2011-09-06 2012-01-18 中国人民解放军国防科学技术大学 一种基于共享内存实现多进程共享gpu的方法
US20130162661A1 (en) * 2011-12-21 2013-06-27 Nvidia Corporation System and method for long running compute using buffers as timeslices
US20160283416A1 (en) * 2015-03-23 2016-09-29 Samsung Electronics Co., Ltd. Bus interface device, semiconductor integrated circuit device including the same, and method of operating the same
US20160379336A1 (en) * 2015-04-01 2016-12-29 Mediatek Inc. Methods of a graphics-processing unit for tile-based rendering of a display area and graphics-processing apparatus
CN109643460A (zh) * 2016-08-29 2019-04-16 超威半导体公司 使用推迟图元批量合并和分类的混合渲染器
CN110223216A (zh) * 2019-06-11 2019-09-10 西安博图希电子科技有限公司 一种基于并行plb的数据处理方法、装置及计算机存储介质
CN110415161A (zh) * 2019-07-19 2019-11-05 龙芯中科技术有限公司 图形处理方法、装置、设备及存储介质

Also Published As

Publication number Publication date
JP7528217B2 (ja) 2024-08-05
EP4073639A4 (en) 2024-01-10
US20210183004A1 (en) 2021-06-17
WO2021119072A1 (en) 2021-06-17
EP4073639A1 (en) 2022-10-19
JP2023505783A (ja) 2023-02-13
US11210757B2 (en) 2021-12-28
KR102709341B1 (ko) 2024-09-25
KR20220113710A (ko) 2022-08-16
EP4073639B1 (en) 2026-03-04

Similar Documents

Publication Publication Date Title
KR102506605B1 (ko) 고성능 ssd들을 사용하여 롱 테일 레이턴시를 감소시키기 위한 랙-레벨의 스케줄링
CN103019962B (zh) 数据缓存处理方法、装置以及系统
US10198377B2 (en) Virtual machine state replication using DMA write records
US10614004B2 (en) Memory transaction prioritization
US20160092276A1 (en) Independent mapping of threads
US10216517B2 (en) Clearing specified blocks of main storage
JP6614373B1 (ja) 推論処理システム、推論処理装置及びプログラム
EP3918474A1 (en) Engine pre-emption and restoration
CN110609730A (zh) 一种实现虚拟处理器间中断透传的方法及设备
CN106489132A (zh) 读写数据的方法、装置、存储设备和计算机系统
US9774540B2 (en) Packet drop based dynamic receive priority for network devices
KR102709341B1 (ko) Gpu 패킷 집계 시스템
EP4109255B1 (en) Scheduling in a container orchestration system utilizing hardware topology hints
CN109753338B (zh) 虚拟gpu使用率的检测方法和装置
US9830263B1 (en) Cache consistency
US11977907B2 (en) Hybrid push and pull event source broker for serverless function scaling
JP6717008B2 (ja) 情報生成プログラム、情報生成方法及び情報生成装置
WO2014120222A1 (en) Pausing virtual machines using api signaling
US8553690B2 (en) Processing multicast messages in a data processing system
US11023274B2 (en) Method and system for processing data
WO2018173300A1 (ja) I/o制御方法およびi/o制御システム
CN119166565A (zh) 一种基于内存共享的spdk架构多控存储扩展方法及装置
HK1200246A1 (en) Method and device for accessing distributed storage system

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination