CN114839909A - Low-power-consumption control system and interaction method in low-power-consumption control system - Google Patents

Low-power-consumption control system and interaction method in low-power-consumption control system Download PDF

Info

Publication number
CN114839909A
CN114839909A CN202210453759.XA CN202210453759A CN114839909A CN 114839909 A CN114839909 A CN 114839909A CN 202210453759 A CN202210453759 A CN 202210453759A CN 114839909 A CN114839909 A CN 114839909A
Authority
CN
China
Prior art keywords
slave
chip microcomputer
module
single chip
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202210453759.XA
Other languages
Chinese (zh)
Inventor
刘德政
苏帅
王宗文
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yantai Jereh Oilfield Services Group Co Ltd
Original Assignee
Yantai Jereh Oilfield Services Group Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yantai Jereh Oilfield Services Group Co Ltd filed Critical Yantai Jereh Oilfield Services Group Co Ltd
Priority to CN202210453759.XA priority Critical patent/CN114839909A/en
Publication of CN114839909A publication Critical patent/CN114839909A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00Programme-control systems
    • G05B19/02Programme-control systems electric
    • G05B19/04Programme control other than numerical control, i.e. in sequence controllers or logic controllers
    • G05B19/042Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
    • G05B19/0423Input/output
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01MPROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M10/00Secondary cells; Manufacture thereof
    • H01M10/42Methods or arrangements for servicing or maintenance of secondary cells or secondary half-cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01MPROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M10/00Secondary cells; Manufacture thereof
    • H01M10/42Methods or arrangements for servicing or maintenance of secondary cells or secondary half-cells
    • H01M10/425Structural combination with electronic components, e.g. electronic circuits integrated to the outside of the casing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01MPROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M10/00Secondary cells; Manufacture thereof
    • H01M10/42Methods or arrangements for servicing or maintenance of secondary cells or secondary half-cells
    • H01M10/425Structural combination with electronic components, e.g. electronic circuits integrated to the outside of the casing
    • H01M10/4257Smart batteries, e.g. electronic circuits inside the housing of the cells or batteries
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/00032Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries characterised by data exchange
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/0063Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with circuits adapted for supplying loads from the battery
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/20Pc systems
    • G05B2219/25Pc structure of the system
    • G05B2219/25257Microcontroller
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01MPROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M10/00Secondary cells; Manufacture thereof
    • H01M10/42Methods or arrangements for servicing or maintenance of secondary cells or secondary half-cells
    • H01M10/425Structural combination with electronic components, e.g. electronic circuits integrated to the outside of the casing
    • H01M2010/4271Battery management systems including electronic circuits, e.g. control of current or voltage to keep battery in healthy state, cell balancing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01MPROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M10/00Secondary cells; Manufacture thereof
    • H01M10/42Methods or arrangements for servicing or maintenance of secondary cells or secondary half-cells
    • H01M10/425Structural combination with electronic components, e.g. electronic circuits integrated to the outside of the casing
    • H01M2010/4278Systems for data transfer from batteries, e.g. transfer of battery parameters to a controller, data transferred between battery controller and main controller
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Abstract

The invention discloses a low-power-consumption control system and an interaction method in the low-power-consumption control system. The invention comprises the following steps: the host module comprises a host battery power supply module and a host single chip microcomputer, is connected with at least one slave module through a GND (ground potential) line and an electric energy signal bus and is used for supplying power to the at least one slave module and controlling the on and off of a load module corresponding to the at least one slave module, wherein the at least one slave module is connected in parallel; and the at least one slave module comprises a slave voltage conversion module, a slave voltage conversion module and a load module, and is connected with the GND line and the electric energy signal bus and used for charging according to the control signal sent by the host module. The invention solves the technical problem that the wireless communication and the wired communication between the master module and the slave module of the low-power consumption control system of the battery in the related technology have defects.

Description

Low-power-consumption control system and interaction method in low-power-consumption control system
Technical Field
The invention relates to the field of battery control, in particular to a low-power-consumption control system and an interaction method in the low-power-consumption control system.
Background
In the related technology, some low-power-consumption products powered by batteries are systems composed of two or more modules, wherein each module of some low-power-consumption control systems is wirelessly communicated, each module is powered by an independent battery, and the wireless communication mode cannot realize real-time control response for realizing low power consumption, so that the communication response time is increased, the real-time performance of the system is reduced, if the response time is reduced, the overall power consumption of the system is increased in response, and the reliability of wireless communication is not as stable as that of wired communication;
in other low power consumption control systems, a bus communication technology is adopted between each module, the bus is generally 3 lines or 4 lines or more, two lines are external power supply (VDD) and Ground (GND) lines respectively, the other line or two lines or more are data lines, and data exchange in the system is completed by a single data line. Compared with a wireless communication mode, the bus communication mode has the advantages that the corresponding time is faster, the power consumption can reach several us, the power consumption is lower, the communication is more stable, but the more bus harnesses are, the higher the construction cost is. Therefore, in a low-power control system powered by a battery, quick response, lower power consumption, more stable communication and fewer bus harnesses among different modules are always important factors to be considered when a technician designs the low-power control system.
Therefore, the prior art has the following problems: the wireless communication mode has slow communication response, high power consumption and unstable communication; the wired communication mode needs independent power lines, GND lines and data lines, and more wiring harnesses are used, the construction cost is higher, and the construction speed is slower.
In view of the above problems in the related art, no effective solution has been proposed.
Disclosure of Invention
The present invention provides a low power consumption control system and an interaction method in the low power consumption control system, so as to solve the technical problem that the wireless communication and the wired communication between the master module and the slave module of the low power consumption control system of the battery in the related art have defects.
To achieve the above object, according to one aspect of the present invention, a low power consumption control system is provided. The control system includes: the host module comprises a host battery power supply module and a host single chip microcomputer, is connected with at least one slave module through a GND (ground potential) line and an electric energy signal bus and is used for supplying power to the at least one slave module and controlling the on and off of a load module corresponding to the at least one slave module, wherein the at least one slave module is connected in parallel; and the at least one slave module comprises a slave voltage conversion module, a slave voltage conversion module and a load module, and is connected with the GND line and the electric energy signal bus and used for charging according to the control signal sent by the host module.
Further, the host module includes: the host battery power supply module comprises a first output end and a second output end, one end of the first output end is connected with the host battery power supply module, the other end of the first output end is connected with one end of a first resistor, and the other end of the first resistor is connected with an electric energy signal bus; the host single chip microcomputer is connected with the second output end of the host battery power supply module; the first switch unit is respectively connected with the first output end of the host battery power supply module, the host singlechip and the electric energy signal bus and is connected with the first resistor in parallel; the first end of the second switch unit is connected with the electric energy signal bus, the second end of the second switch unit is connected with the host single chip microcomputer, and the third end of the second switch unit is connected with a GND (ground) line; and one end of the first diode is connected with the host singlechip, and the other end of the first diode is connected with the electric energy signal bus.
Further, the slave module further comprises: the slave voltage conversion module comprises an input end and an output end, wherein the input end is connected with the electric energy signal bus and the GND line, and the output end is connected with the slave single chip microcomputer; the slave single chip microcomputer is respectively connected with the slave voltage conversion module, the second diode, the third switching unit and the fourth switching unit; one end of the second diode is connected with the electric energy signal bus, and the other end of the second diode is connected with the slave singlechip; the first end of the third switching unit is connected with the slave single-chip microcomputer, the second end of the third switching unit is connected with the electric energy signal bus and the slave voltage conversion module, and the third end of the third switching unit is connected with a GND line; a first end of the fourth switching unit is connected with the slave single chip microcomputer, a second end of the fourth switching unit is connected with the load module, and a third end of the fourth switching unit is grounded; and one end of the load module is connected with the electric energy signal bus, and the other end of the load module is connected with the fourth switching unit.
To achieve the above object, according to one aspect of the present invention, there is provided an interaction method inside a low power consumption control system. The invention comprises the following steps: after the host single chip microcomputer is awakened, the host single chip microcomputer is controlled to awaken the slave single chip microcomputer; and under the condition that the slave single chip microcomputer receives the control signal, controlling the action of the slave single chip microcomputer according to the control signal.
Further, the host computer singlechip awakens up the slave singlechip, including: the host single chip microcomputer outputs a wake-up pulse signal to the electric energy signal bus through the second switch unit, and the electric energy signal bus forwards the wake-up pulse signal to the slave single chip microcomputer; and under the condition that the slave single chip microcomputer receives the wake-up pulse signal, the slave single chip microcomputer exits the low power consumption mode.
Further, when the signal is a data reading signal and the slave single chip microcomputer receives the signal, the slave single chip microcomputer acts according to the signal, and the method comprises the following steps: the slave single chip microcomputer sends a data pulse width signal to the third switching unit; the third switch unit transmits the data pulse signal to the first diode, and the first diode transmits the data pulse signal to the host single chip microcomputer, wherein the data pulse signal carries data.
Further, under the condition that the slave single chip microcomputer receives the control signal, after the slave single chip microcomputer acts according to the signal, the method further comprises the following steps: and the master single-chip microcomputer and the slave single-chip microcomputer enter respective corresponding low-power consumption modes.
Further, under the condition that the slave single chip microcomputer receives the control signal, before the slave single chip microcomputer acts according to the signal, the method further comprises the following steps: the host singlechip sends a data reading pulse width modulation signal to the slave singlechip.
Further, under the condition that the slave single chip microcomputer receives the control signal, before the slave single chip microcomputer is controlled to act according to the control signal, the method further comprises the following steps: the slave singlechip judges whether the format of the received data reading pulse width modulation signal is correct or not; under the condition of correct format, the slave single chip computer acts; and under the condition that the format is incorrect, the slave single chip microcomputer enters a low power consumption mode.
Further, when the signal is a load control pulse modulation signal, and when the slave single chip microcomputer receives the signal, the slave single chip microcomputer acts according to the signal, and the method includes the following steps: under the condition that the slave single chip microcomputer receives the load pulse modulation signal, the slave single chip microcomputer processes the load pulse modulation signal to obtain a response pulse signal and sends the response pulse signal to the host single chip microcomputer; and under the condition that the slave single chip microcomputer receives the load pulse modulation signal, the fourth switching unit of the slave single chip microcomputer is opened, wherein under the condition that the fourth switching unit is opened, the load module is opened.
Further, under the condition that the slave single chip microcomputer receives the load pulse modulation signal, after a fourth switching unit of the slave single chip microcomputer is turned on, the method comprises the following steps: the host unit judges whether to close the load module; under the condition that the load module is determined to be closed, the host single chip microcomputer closes the first switching unit to cut off a power supply of the load module; and under the condition that the slave single-chip microcomputer detects that the load module is closed, the fourth switching unit is closed, and the slave single-chip microcomputer is in a low power consumption mode.
In order to achieve the above object, according to another aspect of the present invention, there is provided a computer-readable storage medium including a stored program, wherein an apparatus in which the computer-readable storage medium is located executes the above-described method of interaction inside a low power consumption system when the program is executed.
In order to achieve the above object, according to another aspect of the present invention, a processor is provided, wherein the processor is configured to execute a program, and the program executes the method for interacting with the inside of the low power system.
The invention adopts the following steps: the host module comprises a host battery power supply module and a host single chip microcomputer, is connected with at least one slave module through a GND (ground potential) line and an electric energy signal bus and is used for supplying power to the at least one slave module and controlling the on and off of a load module corresponding to the at least one slave module, wherein the at least one slave module is connected in parallel; the at least one slave module comprises a slave voltage conversion module, a slave voltage conversion module and a load module, and is connected with the GND line and the electric energy signal bus for charging according to the control signal sent by the host module, so that the technical problem that the wireless communication and the wired communication between the master module and the slave module of the low-power consumption control system of the battery in the related technology have defects is solved, and the technical effects of improving the communication response speed, reducing the power consumption, reducing the bus wiring harness, reducing the construction cost and improving the communication stability are achieved.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate an embodiment of the invention and, together with the description, serve to explain the invention and not to limit the invention. In the drawings:
FIG. 1 is a schematic diagram of a low power consumption control system according to an embodiment of the present invention; and
fig. 2 is a flowchart of an interaction method inside a low power consumption control system according to an embodiment of the present invention;
FIG. 3 is a flow chart of a method of interaction within a low power control system;
fig. 4 is a flowchart illustrating a master module controlling a slave load module to be turned on according to the present disclosure;
the following reference numerals are also included:
output 1: a first output terminal; and (3) outputting 2: a second output terminal; q1: a first switch unit; q2: a second switching unit; q3: a third switching unit; q4: a fourth switching unit; d1: a first diode; d2: a second diode; r1: a first resistor.
Detailed Description
It should be noted that the embodiments and features of the embodiments may be combined with each other without conflict. The present invention will be described in detail below with reference to the embodiments with reference to the attached drawings.
In order to make the technical solutions of the present invention better understood, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
It should be noted that the terms "first," "second," and the like in the description and claims of the present invention and in the drawings described above are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It is to be understood that the data so used may be interchanged under appropriate circumstances in order to facilitate the description of the embodiments of the invention herein. Furthermore, the terms "comprises," "comprising," and "having," and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, system, article, or apparatus that comprises a list of steps or elements is not necessarily limited to those steps or elements expressly listed, but may include other steps or elements not expressly listed or inherent to such process, method, article, or apparatus.
According to an embodiment of the present invention, a low power consumption control system is provided.
Fig. 1 is a schematic diagram of a low power consumption control system according to an embodiment of the present invention. As shown in fig. 1, the control system includes the following parts:
the host module comprises a host battery power supply module and a host single chip microcomputer, is connected with at least one slave module through a GND (ground potential) line and an electric energy signal bus and is used for supplying power to the at least one slave module and controlling the on and off of a load module corresponding to the at least one slave module, wherein the at least one slave module is connected in parallel;
and the at least one slave module comprises a slave voltage conversion module, a slave voltage conversion module and a load module, and is connected with the GND line and the electric energy signal bus and used for charging according to the control signal sent by the host module.
In the control system, the low-power-consumption circuit and the low-power-consumption processing method for realizing the power supply and communication functions through 2 lines are provided.
Firstly, the low-power-consumption control system comprises a host module and slave modules, wherein the host module supplies power to the slave modules through 2 lines between the host module and the slave modules, data interaction between the host module and the slave modules can be realized, and the host module can control high-power loads on the slave modules, wherein the number of the slave modules can be multiple, and the multiple slave modules are connected to the 2 buses in parallel. These two lines are a GND line and a power signal line, respectively.
In an alternative embodiment, the host module comprises: the host battery power supply module comprises a first output end and a second output end, one end of the first output end is connected with the host battery power supply module, the other end of the first output end is connected with one end of a first resistor, and the other end of the first resistor is connected with an electric energy signal bus; the host single chip microcomputer is connected with the second output end of the host battery power supply module; the first switch unit is respectively connected with the first output end of the host battery power supply module, the host singlechip and the electric energy signal bus and is connected with the first resistor in parallel; the first end of the second switch unit is connected with the electric energy signal bus, the second end of the second switch unit is connected with the host single chip microcomputer, and the third end of the second switch unit is connected with a GND (ground) line; and one end of the first diode is connected with the host singlechip, and the other end of the first diode is connected with the electric energy signal bus.
Specifically, the host module: the power supply device comprises a battery power supply module, a host single chip microcomputer, a current-limiting resistor R1 for supplying power to a slave, a high-power switch mos tube Q1 (a first switch unit) for providing power to the slave, a master module communication receiving signal diode D1 (a first diode) and a master module communication sending signal mos tube Q2, wherein the host battery module supplies power to the slave through an output 1 (a first output end) and supplies power to the host single chip microcomputer through an output 2, the voltage of the output 1 (the first output end) is larger than the voltage of the output 2, and Q1 and Q2 cannot be in an open state at the same time.
In an alternative embodiment, the slave module further comprises: the slave voltage conversion module comprises an input end and an output end, wherein the input end is connected with the electric energy signal bus and the GND line, and the output end is connected with the slave single chip microcomputer; the slave single chip microcomputer is respectively connected with the slave voltage conversion module, the second diode, the third switch unit and the fourth switch unit; one end of the second diode is connected with the electric energy signal bus, and the other end of the second diode is connected with the slave singlechip; the first end of the third switching unit is connected with the slave single-chip microcomputer, the second end of the third switching unit is connected with the electric energy signal bus and the slave voltage conversion module, and the third end of the third switching unit is connected with a GND line; a first end of the fourth switching unit is connected with the slave single chip microcomputer, a second end of the fourth switching unit is connected with the load module, and a third end of the fourth switching unit is grounded; and one end of the load module is connected with the electric energy signal bus, and the other end of the load module is connected with the fourth switching unit.
Specifically, the slave module: the system comprises a slave voltage conversion module, a slave single chip microcomputer, a slave module communication receiving signal diode D1 (a second diode), a slave module communication sending signal mos tube Q3 (a third switch unit), a slave load module and a slave load module control switch Q4 (a fourth switch unit). The input end of the slave voltage conversion module is connected with the electric energy signal bus, so that electric energy can be obtained on the line, then relatively high voltage on the electric energy signal bus is converted into voltage required by the single chip microcomputer, the output end of the slave voltage conversion module is connected with the slave single chip microcomputer, power is supplied to the slave single chip microcomputer, and Q1 and Q3 cannot be in an open state at the same time.
In the above, in an optional embodiment provided by the present application, the master module and the slave module are both in a low power consumption operating state, the master single chip microcomputer supplies power through the master battery module, the Q1 is in a closed state, the master battery power supply module continuously supplies low power consumption power to the slave module through the R1 resistor via the power signal line, and the master single chip microcomputer and the slave single chip microcomputer complete data interaction through the pulse width modulation signal via the power signal line. The host single chip microcomputer can be awakened by a self RTC clock or by external interruption; the slave single-chip microcomputer can be awakened through external interruption. The bus harness is reduced through the two-wire bus system, so that the bus harness is reduced, the construction is more convenient, and the construction cost is reduced.
Fig. 2 is a flowchart of an interaction method inside a low power consumption control system according to an embodiment of the present invention. As shown in fig. 2, the interaction method includes the following steps:
s201: after the host single chip microcomputer is awakened, the host single chip microcomputer awakens the slave single chip microcomputer;
s202: and under the condition that the slave single chip microcomputer receives the control signal, controlling the action of the slave single chip microcomputer according to the control signal.
And the master singlechip wakes up at regular time and then establishes communication with the slave through the electric energy signal bus.
In an optional embodiment, the waking up of the slave single-chip by the master single-chip includes: the host single chip microcomputer outputs a wake-up pulse signal to the electric energy signal bus through the second switch unit, and the electric energy signal bus forwards the wake-up pulse signal to the slave single chip microcomputer; and under the condition that the slave single chip microcomputer receives the wake-up pulse signal, the slave single chip microcomputer exits the low power consumption mode.
In an optional embodiment, when the signal is a data reading signal and the slave single-chip microcomputer receives the signal, the slave single-chip microcomputer acts according to the signal, and the method includes: the slave single chip microcomputer sends a data pulse width signal to the third switching unit; the third switch unit transmits the data pulse signal to the first diode, and the first diode transmits the data pulse signal to the host single chip microcomputer, wherein the data pulse signal carries data.
In an optional embodiment, in the case that the slave single-chip microcomputer receives the control signal, after the slave single-chip microcomputer acts according to the signal, the method further includes: and the master single-chip microcomputer and the slave single-chip microcomputer enter respective corresponding low-power consumption modes.
In an optional embodiment, in the case that the slave single-chip microcomputer receives the control signal, before the slave single-chip microcomputer acts according to the signal, the method further includes: the host singlechip sends a data reading pulse width modulation signal to the slave singlechip.
In an optional embodiment, in the case that the slave single-chip microcomputer receives the control signal, before controlling the slave single-chip microcomputer to act according to the control signal, the method further includes: the slave singlechip judges whether the format of the received data reading pulse width modulation signal is correct or not; under the condition of correct format, the slave single chip computer acts; and under the condition that the format is incorrect, the slave single chip microcomputer enters a low power consumption mode.
Specifically, when the timing time of the master single chip microcomputer is up to be awakened by the RTC clock of the master single chip microcomputer, the pulse width modulation signal is output to the electric energy signal bus through Q2 and then transmitted to the slave module, then the signal is transmitted to the interrupt input pin of the slave single chip microcomputer through D2, the slave is awakened by the external interrupt signal and exits from the low power consumption mode, then the master single chip microcomputer sends data reading pulse width modulation signal to the slave single chip microcomputer, the slave replies the data pulse width modulation signal through Q3, then the master single chip microcomputer receives the signal returned by the slave through D1, then the master single chip microcomputer and the slave single chip microcomputer both enter the low power consumption mode, and in the process, Q1 is in the closed state all the time.
Therefore, the slave machine responds to the request of the host machine module in real time, the response speed is high, the slave machine is always in a low power consumption mode when no request exists, and the power consumption is reduced as much as possible.
Meanwhile, when a sensor signal of the slave module wakes up the slave singlechip and the slave singlechip needs to communicate with the host singlechip, the slave singlechip outputs a communication request pulse width modulation signal to an electric energy signal bus through Q3 and then transmits the signal to the host module, the signal is transmitted to an interrupt input pin of the host singlechip through D1, the host is woken up by an external interrupt signal and exits from a low power consumption mode, then the host singlechip sends a data reading pulse width modulation signal to the slave singlechip, the slave replies the data pulse width modulation signal through Q3, and then the host singlechip receives a signal returned from the slave through D1. In this process Q1 is always off. Therefore, the host module can also respond to the request of the slave in real time, the response speed is high, and the real-time performance of the low-power-consumption control system is higher.
The present application further provides another alternative embodiment, specifically as shown in fig. 3, where fig. 3 is a flowchart of a method for interaction inside a low power consumption control system.
By the method, the data interaction between the master module and the slave module is fast in response speed, and the real-time performance of reducing the power consumption of the control system is higher.
In an optional embodiment, when the signal is a load control pulse modulation signal and the slave single-chip microcomputer receives the signal, the slave single-chip microcomputer acts according to the signal, and the method includes: under the condition that the slave single chip microcomputer receives the load pulse modulation signal, the slave single chip microcomputer processes the load pulse modulation signal to obtain a response pulse signal and sends the response pulse signal to the host single chip microcomputer; and under the condition that the slave single chip microcomputer receives the load pulse modulation signal, the fourth switching unit of the slave single chip microcomputer is opened, wherein under the condition that the fourth switching unit is opened, the load module is opened.
In an optional embodiment, after the fourth switching unit of the slave single-chip microcomputer is turned on when the slave single-chip microcomputer receives the load pulse modulation signal, the method includes: the host unit judges whether to close the load module; under the condition that the load module is determined to be closed, the host single chip microcomputer closes the first switching unit to cut off a power supply of the load module; and under the condition that the slave single-chip microcomputer detects that the load module is closed, the fourth switching unit is closed, and the slave single-chip microcomputer is in a low power consumption mode.
In the above, the present application further provides a technical solution that the host module controls the load module of the slave module through the power signal bus.
Specifically, under special conditions, when the slave load module needs to be started, the master single-chip microcomputer outputs a pulse width modulation signal to the electric energy signal bus through the Q2, then the pulse width modulation signal is transmitted to the slave module, then the signal is transmitted to the interrupt input pin of the slave single-chip microcomputer through the D2, the slave single-chip microcomputer is immediately awakened after receiving an external interrupt signal, the slave single-chip microcomputer exits from a low power consumption mode, then the master single-chip microcomputer sends a load control pulse width modulation signal to the slave single-chip microcomputer, the slave replies a control response pulse width modulation signal through the Q3, and the master single-chip microcomputer receives a signal returned by the slave through the D1. Then the slave single chip microcomputer turns on a slave load module control switch Q4, the master single chip microcomputer turns on Q1, and at the moment, Q2 and Q3 are both in a closed state, so that the load module is turned on. When the slave load module needs to be shut down, the master single-chip microcomputer first shuts down the Q1, the slave single-chip microcomputer detects a low level signal through the D2, and the slave single-chip microcomputer shuts down the Q4, so that the load module is shut down. The role of R1 is to limit current, in the case of opening a relatively large load.
As shown in fig. 4, fig. 4 is a flowchart illustrating a master module controlling a slave load module to be turned on according to the present disclosure.
According to the interaction method in the low-power-consumption control system, the host module and the slave module realize the power supply and communication functions through double lines, and the low-power-consumption circuit and the low-power-consumption processing method solve the technical blank of realizing the power supply and communication through double lines under the low-power-consumption system;
meanwhile, the two-wire bus system provided by the application reduces the bus wiring harness, improves the communication response speed, has lower power consumption, reduces the construction cost and improves the communication stability.
According to the interaction method in the low-power-consumption control system, the host single chip microcomputer wakes up the slave single chip microcomputer after the host single chip microcomputer is awakened; under the condition that the slave single-chip microcomputer receives the control signal, the slave single-chip microcomputer is controlled to act according to the control signal, the technical problem that wireless communication and wired communication between a master module and a slave module of a low-power-consumption control system of a battery in the related technology have defects is solved, and the technical effects of improving communication response speed, reducing power consumption, reducing bus wiring harnesses, reducing construction cost and improving communication stability are achieved.
It should be noted that the steps illustrated in the flowcharts of the figures may be performed in a computer system such as a set of computer-executable instructions and that, although a logical order is illustrated in the flowcharts, in some cases, the steps illustrated or described may be performed in an order different than presented herein.
The processor comprises a kernel, and the kernel calls the corresponding program unit from the memory. The kernel can be set to be one or more than one, and the technical problem that the wireless communication and the wired communication between the master module and the slave module of the low-power consumption control system of the battery in the related technology have defects is solved by adjusting the kernel parameters.
The memory may include volatile memory in a computer readable medium, Random Access Memory (RAM) and/or nonvolatile memory such as Read Only Memory (ROM) or flash memory (flash RAM), and the memory includes at least one memory chip.
An embodiment of the present invention provides a storage medium having a program stored thereon, where the program, when executed by a processor, implements a method of interacting within a low-power control system.
The embodiment of the invention provides a processor, which is used for running a program, wherein an interaction method for controlling the interior of a system with low power consumption is executed when the program runs.
The embodiment of the invention provides equipment, which comprises a processor, a memory and a program which is stored on the memory and can run on the processor, wherein the processor executes the program and realizes the following steps:
after the host single chip microcomputer is awakened, the host single chip microcomputer is controlled to awaken the slave single chip microcomputer; and under the condition that the slave single chip microcomputer receives the control signal, controlling the action of the slave single chip microcomputer according to the control signal.
Optionally, the host single-chip microcomputer awakens the slave single-chip microcomputer, including: the host single chip microcomputer outputs a wake-up pulse signal to the electric energy signal bus through the second switch unit, and the electric energy signal bus forwards the wake-up pulse signal to the slave single chip microcomputer; and under the condition that the slave single-chip microcomputer receives the wake-up pulse signal, the slave single-chip microcomputer exits the low-power-consumption mode.
Optionally, when the signal is a data reading signal, and when the slave single chip receives the signal, the slave single chip acts according to the signal, including: the slave single chip microcomputer sends a data pulse width signal to the third switching unit; the third switch unit transmits the data pulse signal to the first diode, and the first diode transmits the data pulse signal to the host single chip microcomputer, wherein the data pulse signal carries data.
Optionally, in a case that the slave single chip microcomputer receives the control signal, after the slave single chip microcomputer acts according to the signal, the method further includes: and the master single-chip microcomputer and the slave single-chip microcomputer enter respective corresponding low-power consumption modes.
Optionally, in a case where the slave single chip microcomputer receives the control signal, before the slave single chip microcomputer acts according to the signal, the method further includes: the host singlechip sends a data reading pulse width modulation signal to the slave singlechip.
Optionally, when the slave single-chip microcomputer receives the control signal, before controlling the slave single-chip microcomputer to operate according to the control signal, the method further includes: the slave singlechip judges whether the format of the received data reading pulse width modulation signal is correct or not; under the condition of correct format, the slave single chip computer acts; and under the condition that the format is incorrect, the slave single chip microcomputer enters a low power consumption mode.
Optionally, when the signal is a load control pulse modulation signal, and when the slave single-chip microcomputer receives the signal, the slave single-chip microcomputer acts according to the signal, including: under the condition that the slave single chip microcomputer receives the load pulse modulation signal, the slave single chip microcomputer processes the load pulse modulation signal to obtain a response pulse signal and sends the response pulse signal to the host single chip microcomputer; and under the condition that the slave single chip microcomputer receives the load pulse modulation signal, the fourth switching unit of the slave single chip microcomputer is opened, wherein under the condition that the fourth switching unit is opened, the load module is opened.
Optionally, when the slave single-chip microcomputer receives the load pulse modulation signal, after the fourth switching unit of the slave single-chip microcomputer is turned on, the method includes: the host unit judges whether to close the load module; under the condition that the load module is determined to be closed, the host single chip microcomputer closes the first switching unit to cut off a power supply of the load module; and under the condition that the slave single-chip microcomputer detects that the load module is closed, the fourth switching unit is closed, and the slave single-chip microcomputer is in a low power consumption mode. The device herein may be a server, a PC, a PAD, a mobile phone, etc.
The invention also provides a computer program product adapted to perform a program for initializing the following method steps when executed on a data processing device:
after the host single chip microcomputer is awakened, the host single chip microcomputer is controlled to awaken the slave single chip microcomputer; and under the condition that the slave single chip microcomputer receives the control signal, controlling the action of the slave single chip microcomputer according to the control signal.
Optionally, the host single-chip microcomputer awakens the slave single-chip microcomputer, including: the host single chip microcomputer outputs a wake-up pulse signal to the electric energy signal bus through the second switch unit, and the electric energy signal bus forwards the wake-up pulse signal to the slave single chip microcomputer; and under the condition that the slave single-chip microcomputer receives the wake-up pulse signal, the slave single-chip microcomputer exits the low-power-consumption mode.
Optionally, when the signal is a data reading signal, and when the slave single chip receives the signal, the slave single chip acts according to the signal, including: the slave single chip microcomputer sends a data pulse width signal to the third switching unit; the third switch unit transmits the data pulse signal to the first diode, and the first diode transmits the data pulse signal to the host single chip microcomputer, wherein the data pulse signal carries data.
Optionally, in a case where the slave single chip microcomputer receives the control signal, after the slave single chip microcomputer acts according to the signal, the method further includes: and the master single-chip microcomputer and the slave single-chip microcomputer enter respective corresponding low-power consumption modes.
Optionally, in a case where the slave single chip microcomputer receives the control signal, before the slave single chip microcomputer acts according to the signal, the method further includes: the host singlechip sends a data reading pulse width modulation signal to the slave singlechip.
Optionally, in a case that the slave single-chip microcomputer receives the control signal, before controlling the slave single-chip microcomputer to operate according to the control signal, the method further includes: the slave singlechip judges whether the format of the received data reading pulse width modulation signal is correct or not; under the condition of correct format, the slave single chip computer acts; and under the condition that the format is incorrect, the slave single chip microcomputer enters a low power consumption mode.
Optionally, when the signal is a load control pulse modulation signal, and when the slave single-chip microcomputer receives the signal, the slave single-chip microcomputer acts according to the signal, including: under the condition that the slave single chip microcomputer receives the load pulse modulation signal, the slave single chip microcomputer processes the load pulse modulation signal to obtain a response pulse signal and sends the response pulse signal to the host single chip microcomputer; and under the condition that the slave single chip microcomputer receives the load pulse modulation signal, the fourth switching unit of the slave single chip microcomputer is opened, wherein under the condition that the fourth switching unit is opened, the load module is opened.
Optionally, after the fourth switching unit of the slave single-chip microcomputer is turned on when the slave single-chip microcomputer receives the load pulse modulation signal, the method includes: the host unit judges whether to close the load module; under the condition that the load module is determined to be closed, the host single chip microcomputer closes the first switching unit to cut off a power supply of the load module; and under the condition that the slave single-chip microcomputer detects that the load module is closed, the fourth switching unit is closed, and the slave single-chip microcomputer is in a low power consumption mode.
As will be appreciated by one skilled in the art, embodiments of the present invention may be provided as a method, system, or computer program product. Accordingly, the present invention may take the form of an entirely hardware embodiment, an entirely software embodiment or an embodiment combining software and hardware aspects. Furthermore, the present invention may take the form of a computer program product embodied on one or more computer-usable storage media (including, but not limited to, disk storage, CD-ROM, optical storage, and the like) having computer-usable program code embodied therein.
The present invention is described with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems), and computer program products according to embodiments of the invention. It will be understood that each flow and/or block of the flow diagrams and/or block diagrams, and combinations of flows and/or blocks in the flow diagrams and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, embedded processor, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be stored in a computer-readable memory that can direct a computer or other programmable data processing apparatus to function in a particular manner, such that the instructions stored in the computer-readable memory produce an article of manufacture including instruction means which implement the function specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed on the computer or other programmable apparatus to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide steps for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
In a typical configuration, a computing device includes one or more processors (CPUs), input/output interfaces, network interfaces, and memory.
The memory may include forms of volatile memory in a computer readable medium, Random Access Memory (RAM) and/or non-volatile memory, such as Read Only Memory (ROM) or flash memory (flash RAM). The memory is an example of a computer-readable medium.
Computer-readable media, including both non-transitory and non-transitory, removable and non-removable media, may implement information storage by any method or technology. The information may be computer readable instructions, data structures, modules of a program, or other data. Examples of computer storage media include, but are not limited to, phase change memory (PRAM), Static Random Access Memory (SRAM), Dynamic Random Access Memory (DRAM), other types of Random Access Memory (RAM), Read Only Memory (ROM), Electrically Erasable Programmable Read Only Memory (EEPROM), flash memory or other memory technology, compact disc read only memory (CD-ROM), Digital Versatile Discs (DVD) or other optical storage, magnetic cassettes, magnetic tape magnetic disk storage or other magnetic storage devices, or any other non-transmission medium that can be used to store information that can be accessed by a computing device. As defined herein, a computer readable medium does not include a transitory computer readable medium such as a modulated data signal and a carrier wave.
It should also be noted that the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other identical elements in the process, method, article, or apparatus that comprises the element.
As will be appreciated by one skilled in the art, embodiments of the present invention may be provided as a method, system, or computer program product. Accordingly, the present invention may take the form of an entirely hardware embodiment, an entirely software embodiment or an embodiment combining software and hardware aspects. Furthermore, the present invention may take the form of a computer program product embodied on one or more computer-usable storage media (including, but not limited to, disk storage, CD-ROM, optical storage, and the like) having computer-usable program code embodied therein.
The above are merely examples of the present invention, and are not intended to limit the present invention. Various modifications and alterations to this invention will become apparent to those skilled in the art. Any modification, equivalent replacement, improvement, etc. made within the spirit and principle of the present invention should be included in the scope of the claims of the present invention.

Claims (13)

1. A low power consumption control system, comprising:
the host module comprises a host battery power supply module and a host single chip microcomputer, is connected with at least one slave module through a GND (ground potential) line and an electric energy signal bus and is used for supplying power to the at least one slave module and controlling the on and off of a load module corresponding to the at least one slave module, wherein the at least one slave module is connected in parallel;
and the at least one slave module comprises a slave voltage conversion module, a slave voltage conversion module and a load module, and the at least one slave module is connected with the GND line and the electric energy signal bus and is used for charging according to the control signal sent by the host module.
2. The low power consumption control system of claim 1, wherein the host module comprises:
the host battery power supply module comprises a first output end and a second output end, one end of the first output end is connected with the host battery power supply module, the other end of the first output end is connected with one end of a first resistor, and the other end of the first resistor is connected with the electric energy signal bus;
the host single chip microcomputer is connected with the second output end of the host battery power supply module;
the first switch unit is respectively connected with the first output end of the host battery power supply module, the host singlechip and the electric energy signal bus and is connected with the first resistor in parallel;
the first end of the second switch unit is connected with the electric energy signal bus, the second end of the second switch unit is connected with the host single chip microcomputer, and the third end of the second switch unit is connected with the GND line;
and one end of the first diode is connected with the host single chip microcomputer, and the other end of the first diode is connected with the electric energy signal bus.
3. The low power consumption control system of claim 1, wherein the slave module further comprises:
the slave voltage conversion module comprises an input end and an output end, the input end is connected with the electric energy signal bus and the GND line, and the output end is connected with the slave single chip microcomputer;
the slave single chip microcomputer is respectively connected with the slave voltage conversion module, the second diode, the third switching unit and the fourth switching unit;
one end of the second diode is connected with the electric energy signal bus, and the other end of the second diode is connected with the slave single chip microcomputer;
the first end of the third switching unit is connected with the slave single-chip microcomputer, the second end of the third switching unit is connected with the electric energy signal bus and the slave voltage conversion module, and the third end of the third switching unit is connected with the GND line;
a first end of the fourth switching unit is connected with the slave single chip microcomputer, a second end of the fourth switching unit is connected with the load module, and a third end of the fourth switching unit is grounded;
and one end of the load module is connected with the electric energy signal bus, and the other end of the load module is connected with the fourth switch unit.
4. An interaction method in a low-power-consumption control system, wherein the low-power-consumption control system is the low-power-consumption control system of any one of claims 1 to 3, the low-power-consumption control system comprises a master single-chip microcomputer and a slave single-chip microcomputer, and the method comprises the following steps:
after the host single chip microcomputer is awakened, the host single chip microcomputer awakens the slave single chip microcomputer;
and under the condition that the slave single chip microcomputer receives the control signal, controlling the slave single chip microcomputer to act according to the control signal.
5. The method of claim 4, wherein the low power control system includes a second switch unit, and the master single-chip waking up the slave single-chip comprises:
the host single chip microcomputer outputs a wake-up pulse signal to the electric energy signal bus through the second switch unit, and the electric energy signal bus forwards the wake-up pulse signal to the slave single chip microcomputer;
and under the condition that the slave single chip microcomputer receives the wake-up pulse signal, the slave single chip microcomputer exits the low power consumption mode.
6. The method of claim 4, wherein the low power consumption control system comprises a third switch unit and a first diode, and when the signal is a data reading signal and the slave single-chip microcomputer receives the signal, the slave single-chip microcomputer acts according to the signal, and the method comprises the following steps:
the slave single chip microcomputer sends a data pulse width signal to the third switching unit;
the third switch unit forwards the data pulse signal to the first diode, and the first diode forwards the data pulse signal to the host single chip microcomputer, wherein the data pulse signal carries the data.
7. The method of claim 6, wherein in the case that the slave singlechip receives a control signal, after the slave singlechip operates according to the signal, the method further comprises:
and the host singlechip and the slave singlechip enter respective corresponding low-power consumption modes.
8. The method of claim 6, wherein if the slave singlechip receives a control signal, before the slave singlechip acts according to the signal, the method further comprises:
and the master singlechip sends a data reading pulse width modulation signal to the slave singlechip.
9. The method of claim 8, wherein when the slave single chip microcomputer receives a control signal, before controlling the slave single chip microcomputer to act according to the control signal, the method further comprises:
the slave singlechip judges whether the format of the received data reading pulse width modulation signal is correct or not;
under the condition that the format is correct, the slave single chip microcomputer acts;
and under the condition that the format is incorrect, the slave single chip microcomputer enters a corresponding low power consumption mode.
10. The method of claim 4, wherein the low power consumption control system further comprises a fourth switching unit, and when the signal is a load control pulse modulation signal and the slave single-chip microcomputer receives the signal, the slave single-chip microcomputer operates according to the signal, and the method comprises:
under the condition that the slave single chip microcomputer receives the load pulse modulation signal, the slave single chip microcomputer processes the load pulse modulation signal to obtain a response pulse signal, and sends the response pulse signal to the host single chip microcomputer;
and under the condition that the slave single chip microcomputer receives the load pulse modulation signal, the slave single chip microcomputer turns on the fourth switching unit, wherein under the condition that the fourth switching unit is turned on, the load module is turned on.
11. The method according to claim 10, wherein the low power consumption control system comprises a first switch unit and a fourth switch unit, and after the fourth switch unit is turned on when the slave single-chip microcomputer receives the load pulse modulation signal, the method comprises:
the host unit judges whether to close the load module;
under the condition that the load module is determined to be closed, the host single chip microcomputer closes the first switch unit to cut off a power supply of the load module;
and under the condition that the slave single chip microcomputer detects that the load module is closed, the fourth switching unit is closed, and the slave single chip microcomputer is in a low power consumption mode.
12. A computer-readable storage medium, comprising a stored program, wherein when the program runs, an apparatus in which the computer-readable storage medium is located executes the method for interaction inside a low power system according to any one of claims 4 to 11.
13. A processor, characterized in that the processor is configured to run a program, wherein the program is configured to execute the method of interaction in a low power system according to any one of claims 4 to 11 when running.
CN202210453759.XA 2022-04-27 2022-04-27 Low-power-consumption control system and interaction method in low-power-consumption control system Pending CN114839909A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210453759.XA CN114839909A (en) 2022-04-27 2022-04-27 Low-power-consumption control system and interaction method in low-power-consumption control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210453759.XA CN114839909A (en) 2022-04-27 2022-04-27 Low-power-consumption control system and interaction method in low-power-consumption control system

Publications (1)

Publication Number Publication Date
CN114839909A true CN114839909A (en) 2022-08-02

Family

ID=82567338

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210453759.XA Pending CN114839909A (en) 2022-04-27 2022-04-27 Low-power-consumption control system and interaction method in low-power-consumption control system

Country Status (1)

Country Link
CN (1) CN114839909A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116126765A (en) * 2023-04-17 2023-05-16 广州中基国威电子科技有限公司 Signal transmission circuit and method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116126765A (en) * 2023-04-17 2023-05-16 广州中基国威电子科技有限公司 Signal transmission circuit and method

Similar Documents

Publication Publication Date Title
CN101802750B (en) Apparatus and method for reducing power consumption in system on chip
CN109151961B (en) Operation method of mobile terminal, terminal and computer readable storage medium
CN104756042A (en) Apparatus and method for controlling operation mode in a wireless terminal
CN114442788A (en) Low power consumption system of chip, low power consumption management method, control device and storage medium
CN108445802B (en) Robot sleep control method and circuit, communication device and robot
EP4290879A2 (en) Cellular modem for low power applications
CN114839909A (en) Low-power-consumption control system and interaction method in low-power-consumption control system
CN114844191A (en) Intelligent power supplementing method and device, storage medium and electronic device
US9935634B2 (en) Communication between voltage domains
CN109283995B (en) Method and system for reducing power consumption of terminal user identification card of Internet of things
WO2021078261A1 (en) Power supply control method, system and device
CN108804150B (en) Terminal standby process processing method and terminal
CN112162785B (en) BMS slave board sleep control method and BMS
CN112332499A (en) Charging control method, system, charging box and storage medium
CN113370826B (en) Control method, control device and charging system of charging pile
CN112542623B (en) Battery preheating method, system and device
CN114834254A (en) Control method and device of power management system, storage medium and processor
CN114967552A (en) Vehicle operation system and method for balancing power consumption and performance
CN114237096A (en) Chip awakening method and device, electronic equipment and storage medium
CN112785749A (en) Data transmission method and system for vehicle
CN113771780A (en) Method for TBOX to enter enhanced networking dormancy and TBOX
CN112944565A (en) Outdoor unit awakening method and device and multi-split air conditioning system
CN115139937A (en) Power-on and power-off time sequence control method for vehicle-mounted controller and vehicle-mounted controller
CN113859552B (en) Battery management system
CN215731396U (en) Internet of things switching circuit applied to automatic change-over switch

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination