CN114237096A - Chip awakening method and device, electronic equipment and storage medium - Google Patents
Chip awakening method and device, electronic equipment and storage medium Download PDFInfo
- Publication number
- CN114237096A CN114237096A CN202111421683.4A CN202111421683A CN114237096A CN 114237096 A CN114237096 A CN 114237096A CN 202111421683 A CN202111421683 A CN 202111421683A CN 114237096 A CN114237096 A CN 114237096A
- Authority
- CN
- China
- Prior art keywords
- wake
- chip
- data
- received
- instruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0423—Input/output
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Power Sources (AREA)
Abstract
The embodiment of the application relates to the technical field of chip design and discloses a method and a device for awakening a chip, electronic equipment and a storage medium. The method for waking up the chip comprises the following steps: if the chip is detected to have data to be received, a power switch of an asynchronous transceiver of the chip is turned on; the chip is in a sleep state, and is provided with an asynchronous transceiver and a wake-up module, wherein the wake-up module is integrated in the asynchronous transceiver; receiving the data to be received by the asynchronous transceiver; detecting whether the data to be received contains a wake-up instruction; if the data to be received contains a wake-up instruction, a wake-up signal is generated through the wake-up module; the wake-up signal is used for controlling the chip to enter a working state; and if the data to be received does not contain the awakening instruction, closing a power switch of the asynchronous transceiver, so that the power consumption of the chip is reduced to the maximum extent, and the requirement of ultra-low power consumption of the chip is met.
Description
Technical Field
The embodiment of the application relates to the technical field of chip design, in particular to a method and a device for waking up a chip, electronic equipment and a storage medium.
Background
The design of the low-power chip is the most important new design method in this century, so to speak, there is no low-power chip design, there is no smart phone of today, mobile device, internet of things, and industries such as high-performance computing, along with the development of chip size and size towards smaller and smaller direction, the low-power chip design can play more and more important role in present and future chip related technologies, the sleep mode of the chip is a means for effectively reducing the power consumption of the chip, under the condition of meeting the requirement, the chip enters the sleep mode (power-down mode), the whole chip is still in the normal working state only by the awakening module for awakening the chip, and after the awakening module receives the awakening instruction, the chip can be controlled to exit the sleep mode, and return to the normal working mode.
However, the inventor of the present application finds that, in a technical scheme of using a wake-up module or a wake-up module similar to the wake-up module to wake up a chip in a sleep state, it is necessary to ensure that the wake-up module is always in a normal operating state, and the wake-up module cannot be powered down.
Disclosure of Invention
An object of the embodiments of the present application is to provide a method, an apparatus, an electronic device, and a storage medium for waking up a chip, which can reduce power consumption of the chip to the maximum extent and meet the requirement of ultra-low power consumption of the chip.
In order to solve the above technical problem, an embodiment of the present application provides a method for waking up a chip, including the following steps: if the chip is detected to have data to be received, a power switch of an asynchronous transceiver of the chip is turned on; the chip is in a sleep state, and is provided with an asynchronous transceiver and a wake-up module, wherein the wake-up module is integrated in the asynchronous transceiver; receiving the data to be received by the asynchronous transceiver; detecting whether the data to be received contains a wake-up instruction; if the data to be received contains a wake-up instruction, a wake-up signal is generated through the wake-up module; the wake-up signal is used for controlling the chip to enter a working state; and if the data to be received does not contain the awakening instruction, closing a power switch of the asynchronous transceiver.
The embodiment of the present application further provides a device for waking up a chip, including: the system comprises a switch control module, an asynchronous transceiver and a wake-up module, wherein the wake-up module is integrated in the asynchronous transceiver; the switch control module is used for starting a power switch of the asynchronous transceiver when detecting that the chip has data to be received; the asynchronous transceiver is used for receiving the data to be received and sending the data to be received to the awakening module; the wake-up module is used for detecting whether the data to be received contains a wake-up instruction, generating a wake-up signal when the data to be received contains the wake-up instruction, and controlling the switch control module to close a power switch of the asynchronous transceiver when the data to be received does not contain the wake-up instruction; the wake-up signal is used for controlling the chip to enter a working state.
An embodiment of the present application further provides an electronic device, including: at least one processor; and a memory communicatively coupled to the at least one processor; wherein the memory stores instructions executable by the at least one processor, the instructions being executable by the at least one processor to enable the at least one processor to perform the above-described method of waking up a chip.
Embodiments of the present application further provide a computer-readable storage medium storing a computer program, which when executed by a processor implements the above method for waking up a chip.
The chip is provided with an asynchronous transceiver and a wake-up module, the wake-up module is integrated in the asynchronous transceiver, when the chip is in a sleep state, if the chip detects that the chip is to receive data, a power switch of the asynchronous transceiver of the chip is turned on to electrify the asynchronous transceiver and the wake-up module, the asynchronous transceiver receives the data to be received and detects whether the data to be received contains a wake-up instruction, if the data to be received contains the wake-up instruction, a wake-up signal is generated by the wake-up module to control the chip to exit the sleep state and enter a working state, if the data to be received does not contain the wake-up instruction, the power switch of the asynchronous transceiver is turned off to continue the sleep state, and in consideration of the technical scheme that the wake-up module always in a normal working state is used to wake up the chip, the wake-up module always in a normal working state can also increase the power consumption of the chip, and the embodiment of the application wakes up the chip by adopting a double wake-up strategy, namely, whether the asynchronous transceiver and the wake-up module are powered on is determined by detecting whether the chip is to receive data, namely, the wake-up module is wakened up firstly, and then the chip is wakened up by detecting whether the data to be received contains a wake-up instruction, so that the unnecessary power consumption of the wake-up module is saved, the power consumption of the chip is reduced to the maximum extent, and the requirement of ultra-low power consumption of the chip is met.
In addition, before the chip enters a sleep state, setting an asynchronous rule of an external pin of the asynchronous transceiver; wherein the asynchronous rule comprises: if the chip is in a sleep state, the pin level of the external pin is a high level, and if the chip is to receive data, the pin level of the external pin is a low level; if the chip is detected to have data to be received, turning on a power switch of the asynchronous transceiver of the chip, specifically: if the pin level of the external pin is detected to be low level, the power switch of the asynchronous transceiver is turned on, and whether the chip needs to receive data or not can be known only by detecting whether the pin level of the external pin of the asynchronous transceiver changes or not, and whether the asynchronous transceiver is powered on or not is determined, so that the detection is simpler, and the power consumption of the chip is further reduced.
In addition, the detecting whether the data to be received includes a wake-up instruction includes: detecting whether stop bit data is included in the data to be received; if the data to be received does not include stop bit data, closing a power switch of the asynchronous transceiver; if the data to be received comprises stop bit data, detecting whether the data to be received comprises a wake-up instruction, and if the data to be received is determined to be complete, continuing to detect whether the data to be received comprises the wake-up instruction, if the data to be received is incomplete, it may be that a channel sending a transmission error or transmitting data fails, and at this time, it cannot be determined whether the chip should be woken up, directly closing a power switch of the asynchronous transceiver, and further reducing the power consumption of the chip.
In addition, the wake-up instruction includes identity information of a chip to be woken up, and if the data to be received includes the wake-up instruction, a wake-up signal is generated by the wake-up module, including: if the data to be received contains a wake-up instruction, judging whether the identity information of the chip to be woken up comprises the identity information of the chip; if the identity information of the chip to be awakened comprises the identity information of the chip, an awakening signal is generated through the awakening module; if the identity information of the chip to be awakened does not include the identity information of the chip, the power switch of the asynchronous transceiver is turned off, the fact that a module possibly comprises a plurality of chips is considered, the chips are communicated with an upper computer through a bus, if the upper computer only wants to awaken one or a plurality of chips, the identity information of the chip to be awakened can be attached to the awakening instruction, and when the awakening module detects that the awakening instruction comprises the identity information of the chip per se, the chip is awakened again, so that the awakening efficiency of the chip can be improved.
In addition, the wake-up instruction includes identity information of a sender of data to be sent, and if the data to be received includes the wake-up instruction, a wake-up signal is generated by the wake-up module, including: if the data to be received contains a wake-up instruction, judging whether the identity information of a sender of the data to be received conforms to a preset white list; if the identity information of the sender of the data to be sent conforms to a preset white list, a wake-up signal is generated through the wake-up module; if the identity information of the sender of the data to be sent does not accord with the preset white list, the power switch of the asynchronous transceiver is closed, and the safety of a chip can be effectively guaranteed.
Drawings
One or more embodiments are illustrated by the corresponding figures in the drawings, which are not meant to be limiting.
FIG. 1 is a first flowchart of a method of waking up a chip according to one embodiment of the present application;
FIG. 2 is a schematic diagram of an asynchronous transceiver provided in an embodiment in accordance with the present application;
FIG. 3 is a flow chart for detecting whether a wake-up command is included in data to be received according to an embodiment of the present application;
fig. 4 is a flowchart of generating a wake-up signal by a wake-up module if data to be received includes a wake-up command according to an embodiment of the present application;
fig. 5 is a flowchart illustrating that if data to be received includes a wake-up command, a wake-up module generates a wake-up signal according to an embodiment of the present application;
FIG. 6 is a flow chart two of a method of waking up a chip according to another embodiment of the present application;
FIG. 7 is a schematic diagram of an apparatus to wake up a chip according to another embodiment of the present application;
fig. 8 is a schematic structural diagram of an electronic device according to another embodiment of the present application.
Detailed Description
To make the objects, technical solutions and advantages of the embodiments of the present application clearer, the embodiments of the present application will be described in detail below with reference to the accompanying drawings. However, it will be appreciated by those of ordinary skill in the art that in the examples of the present application, numerous technical details are set forth in order to provide a better understanding of the present application. However, the technical solution claimed in the present application can be implemented without these technical details and various changes and modifications based on the following embodiments. The following embodiments are divided for convenience of description, and should not constitute any limitation to the specific implementation manner of the present application, and the embodiments may be mutually incorporated and referred to without contradiction.
An embodiment of the present application relates to a method for waking up a chip, which is applied to a device for waking up a chip, and in this embodiment and the following embodiments, a chip wake-up device is taken as an example for description.
The specific process of the method for waking up a chip in this embodiment may be as shown in fig. 1, and includes:
Specifically, as shown in fig. 2, the chip is provided with an asynchronous transceiver and a wake-up module, the wake-up module is integrated in the asynchronous transceiver, at this time, the chip is in a sleep state, the chip wake-up device can detect whether the chip has data to be received, and if the chip wake-up device detects that the chip has data to be received, the power switch of the asynchronous transceiver of the chip can be turned on, so that the asynchronous transceiver and the wake-up module are powered on, that is, the wake-up module is woken up.
In specific implementation, after the chip enters a sleep mode, a power switch of the asynchronous transceiver is automatically switched off, at the moment, a wake-up module of the chip is also in a power-down state, power consumption is not generated, the whole chip is in the power-down state except for ensuring an always-on domain of the always-on function of the most basic function, and the power consumption of the whole chip is very small.
In one example, before the chip enters the sleep state, the upper computer corresponding to the chip may set an asynchronous rule of an external pin of the asynchronous transceiver, including: setting baud rate of an asynchronous transceiver, setting an external pin asynchronous wake-up mode of the asynchronous transceiver, and the like, specifically setting that if a chip is in a sleep state, the pin level of an external pin is high level, if the chip is to receive data, the pin level of the external pin is low level, when the chip wake-up device detects whether the chip is to receive the data, the chip wake-up device can detect whether the pin level of the external pin of the asynchronous transceiver changes, if the pin level of the external pin of the asynchronous transceiver is low level, the chip wake-up device can turn on a power switch of the asynchronous transceiver to electrify the asynchronous transceiver and a wake-up module, so that only the external pin of the asynchronous transceiver needs to detect whether the pin level changes, the chip can know whether the chip is to receive the data, determine whether the asynchronous transceiver is electrified or not, and the detection is simpler, the power consumption of the chip is further reduced.
Specifically, the chip wake-up device may receive the data to be received through the asynchronous transceiver after detecting that the chip has the data to be received and turning on a power switch of the asynchronous transceiver of the chip.
In one example, as shown in fig. 2, the asynchronous transceiver includes a receiving module and a storage module, the receiving module is connected to an external pin, and after a power switch of the asynchronous transceiver of the chip is turned on, the chip wake-up device may receive data to be received on the external pin through the receiving module of the asynchronous transceiver and store the received data to be received in the storage module.
Specifically, after receiving the data to be received through the asynchronous transceiver, the chip wake-up device may detect whether the data to be received includes a wake-up instruction.
In one example, the wake-up instruction is an AT instruction, and according to the data transmission rule, the AT instruction is located AT the very beginning of the data to be received, that is, the first two bytes, and the AT instruction is used as the wake-up instruction to greatly increase the speed of waking up the chip.
In another example, the wake-up instruction is a preset instruction, where the preset instruction does not include an AT instruction, and considering that the power-up of the asynchronous transceiver is not completed instantaneously and may require a certain time, which may cause the asynchronous transceiver to lose the first few bytes of the data to be received, and thus the AT instruction cannot be received, the wake-up instruction is set as a preset instruction outside the AT instruction, and the wake-up instruction is located AT a position behind the AT instruction, so that the fault tolerance of the wake-up chip can be increased.
And 104, generating a wake-up signal through a wake-up module.
Specifically, if the chip wake-up device detects that the data to be received includes a wake-up instruction, a wake-up signal may be generated by the wake-up module, where the wake-up signal is used to control the chip to enter a working state.
Specifically, if the chip wake-up device detects that the data to be received does not include a wake-up instruction, it indicates that the user does not need to wake up the chip temporarily, and at this time, the chip wake-up device directly turns off the power switch of the asynchronous transceiver, thereby further reducing the power consumption of the chip.
In this embodiment, compared to the technical solution of waking up the chip by using the wake-up module always in a normal operating state, the chip is provided with the asynchronous transceiver and the wake-up module, the wake-up module is integrated in the asynchronous transceiver, when the chip is in a sleep state, if it is detected that the chip has data to be received, the power switch of the asynchronous transceiver of the chip is turned on to power on the asynchronous transceiver and the wake-up module, then the asynchronous transceiver receives the data to be received by the asynchronous transceiver and detects whether the data to be received includes a wake-up command, if the data to be received includes the wake-up command, the wake-up module generates a wake-up signal to control the chip to exit from the sleep state and enter the operating state, if the data to be received does not include the wake-up command, the power switch of the asynchronous transceiver is turned off to continue the sleep state, considering that the wake-up module always in the normal operating state wakes up the chip, the wake-up module always in a normal working state can also increase the power consumption of the chip, and the embodiment of the application wakes up the chip by adopting a double wake-up strategy, namely, whether the asynchronous transceiver and the wake-up module are powered on is determined by detecting whether the chip is to receive data, namely, the wake-up module is wakened up firstly, and then the chip is wakened up by detecting whether the data to be received contains a wake-up instruction, so that the unnecessary power consumption of the wake-up module is saved, the power consumption of the chip is reduced to the maximum extent, and the requirement of ultra-low power consumption of the chip is met.
In an embodiment, detecting whether the data to be received includes the wake-up instruction may be implemented by the steps shown in fig. 3, which specifically include:
In a specific implementation, the complete data should include start bit data, data bit data, and stop bit data, and after receiving the data to be received, the chip wake-up apparatus first detects whether the data to be received includes stop bit data, and if the data to be received includes the stop bit data, it indicates that the received data to be received is complete, and if the data to be received does not include the stop bit data, it indicates that the received data to be received is incomplete.
Specifically, if the data to be received includes the stop bit data, it is indicated that the received data to be received is complete, and the chip wake-up device may be used to detect whether the data to be received includes the wake-up command.
Specifically, if the data to be received does not include the stop bit data, it is indicated that the received data to be received is incomplete, a fault may occur in the transmission process, the chip wake-up device cannot determine whether the chip should be woken up, and at this time, the chip wake-up device directly turns off the power switch of the asynchronous transceiver to continuously keep the chip in the sleep state.
In this embodiment, the detecting whether the data to be received includes a wake-up instruction includes: detecting whether stop bit data is included in the data to be received; if the data to be received does not include stop bit data, closing a power switch of the asynchronous transceiver; if the data to be received comprises stop bit data, detecting whether the data to be received comprises a wake-up instruction, and if the data to be received is determined to be complete, continuing to detect whether the data to be received comprises the wake-up instruction, if the data to be received is incomplete, it may be that a channel sending a transmission error or transmitting data fails, and at this time, it cannot be determined whether the chip should be woken up, directly closing a power switch of the asynchronous transceiver, and further reducing the power consumption of the chip.
In an embodiment, the wake-up instruction includes identity information of a chip to be woken up, and if the data to be received includes the wake-up instruction, the wake-up module generates a wake-up signal, which may be implemented by the steps shown in fig. 4, and specifically includes:
In the specific implementation, the chip is not usually exposed for use alone, but a plurality of chips form a module through other connecting elements, that is, the plurality of chips are used in the form of a module, a user may only need to wake up a certain chip or a plurality of chips in the module when using the module, the identity information of the chip to be waken up can be carried in a wake-up command issued by an upper computer, the chip wake-up device can judge whether the identity information of the chip to be wakened up includes the identity information of the chip itself or not after determining that the data to be received includes the wake-up command, if the chip wake-up device judges that the identity information of the chip to be wakened up includes the identity information of the chip itself, the user needs to wake up the chip, and the chip wake-up device generates a wake-up signal through the wake-up module to wake up the chip; if the chip awakening device judges that the identity information of the chip to be awakened does not include the identity information of the chip per se, the user does not need to awaken the chip temporarily, and the chip awakening device directly closes a power switch of the asynchronous transceiver at the moment.
In this embodiment, the wake-up instruction includes the identity information of the chip to be woken up, and if the data to be received includes the wake-up instruction, the wake-up module generates a wake-up signal, including: if the data to be received contains a wake-up instruction, judging whether the identity information of the chip to be woken up comprises the identity information of the chip; if the identity information of the chip to be awakened comprises the identity information of the chip, an awakening signal is generated through the awakening module; if the identity information of the chip to be awakened does not include the identity information of the chip, the power switch of the asynchronous transceiver is turned off, the fact that a module possibly comprises a plurality of chips is considered, the chips are communicated with an upper computer through a bus, if the upper computer only wants to awaken one or a plurality of chips, the identity information of the chip to be awakened can be attached to the awakening instruction, and when the awakening module detects that the awakening instruction comprises the identity information of the chip per se, the chip is awakened again, so that the awakening efficiency of the chip can be improved.
In an embodiment, the wake-up instruction includes identity information of a sender of data to be sent, and if the data to be received includes the wake-up instruction, the wake-up module generates the wake-up signal, which may be implemented by the steps shown in fig. 5, and specifically includes:
Specifically, the preset white list may be set by a person skilled in the art according to actual needs, and the embodiment of the present application is not particularly limited thereto.
In step 403, the power switch of the asynchronous transceiver is turned off.
In the specific implementation, in order to prevent lawless persons from maliciously waking up the chip, stealing chip data or destroying chip functions, the chip wake-up device firstly judges whether a wake-up instruction, namely identity information of a sender of data to be sent conforms to a preset white list before waking up the chip, the sender in the preset white list is a legal and allowed sender, and the chip wake-up device generates a wake-up signal to wake up the chip through the wake-up module only under the condition that the identity information of the sender of the data to be sent conforms to the preset white list; when the identity information of the sender of the data to be sent does not accord with the preset white list, the chip awakening device can refuse to awaken the chip, and the power switch of the asynchronous transceiver is directly closed to protect the chip.
In this embodiment, the wake-up instruction includes identity information of a sender of data to be sent, and if the data to be received includes the wake-up instruction, the wake-up module generates a wake-up signal, including: if the data to be received contains a wake-up instruction, judging whether the identity information of a sender of the data to be received conforms to a preset white list; if the identity information of the sender of the data to be sent conforms to a preset white list, a wake-up signal is generated through the wake-up module; if the identity information of the sender of the data to be sent does not accord with the preset white list, the power switch of the asynchronous transceiver is closed, and the safety of a chip can be effectively guaranteed.
Another embodiment of the present application relates to a method for waking up a chip, and the following details of the method for waking up a chip according to this embodiment are specifically described, and the following details are provided only for facilitating understanding of the details of the implementation and are not necessary for implementing the present solution, and a specific flow of the method for waking up a chip according to this embodiment may be as shown in fig. 6, and includes:
In step 507, a wake-up signal is generated by the wake-up module.
At step 508, the power switch of the asynchronous transceiver is turned off.
The steps of the above methods are divided for clarity, and the implementation may be combined into one step or split some steps, and the steps are divided into multiple steps, so long as the same logical relationship is included, which are all within the protection scope of the present patent; it is within the scope of the patent to add insignificant modifications to the algorithms or processes or to introduce insignificant design changes to the core design without changing the algorithms or processes.
Another embodiment of the present application relates to a device for waking up a chip, and the following details of the device for waking up a chip of this embodiment are specifically described, and the following details are provided only for facilitating understanding, and are not necessary for implementing the present solution, and a schematic diagram of the device for waking up a chip of this embodiment may be as shown in fig. 7, and includes: a switch control module 601, an asynchronous transceiver 602, and a wake-up module 603, the wake-up module 603 being integrated in the asynchronous transceiver 602.
The switch control module 601 is used to turn on the power switch of the asynchronous transceiver 602 when detecting that the chip has data to be received.
The asynchronous transceiver 602 is configured to receive data to be received and send the data to be received to the wakeup module 603.
The wakeup module 603 is configured to detect whether the data to be received includes a wakeup instruction, generate a wakeup signal when the data to be received includes the wakeup instruction, and control the switch control module 601 to turn off the power switch of the asynchronous transceiver 02 when the data to be received does not include the wakeup instruction; the wake-up signal is used for controlling the chip to enter a working state.
It should be noted that, all the modules involved in this embodiment are logic modules, and in practical application, one logic unit may be one physical unit, may also be a part of one physical unit, and may also be implemented by a combination of multiple physical units. In addition, in order to highlight the innovative part of the present application, a unit that is not so closely related to solving the technical problem proposed by the present application is not introduced in the present embodiment, but this does not indicate that there is no other unit in the present embodiment.
Another embodiment of the present application relates to an electronic device, as shown in fig. 8, including: at least one processor 701; and a memory 702 communicatively coupled to the at least one processor 701; the memory 702 stores instructions executable by the at least one processor 701, and the instructions are executed by the at least one processor 701, so that the at least one processor 701 can execute the method for waking up the chip in the above embodiments.
Where the memory and processor are connected by a bus, the bus may comprise any number of interconnected buses and bridges, the buses connecting together one or more of the various circuits of the processor and the memory. The bus may also connect various other circuits such as peripherals, voltage regulators, power management circuits, and the like, which are well known in the art, and therefore, will not be described any further herein. A bus interface provides an interface between the bus and the transceiver. The transceiver may be one element or a plurality of elements, such as a plurality of receivers and transmitters, providing a means for communicating with various other apparatus over a transmission medium. The data processed by the processor is transmitted over a wireless medium via an antenna, which further receives the data and transmits the data to the processor.
The processor is responsible for managing the bus and general processing and may also provide various functions including timing, peripheral interfaces, voltage regulation, power management, and other control functions. And the memory may be used to store data used by the processor in performing operations.
Another embodiment of the present application relates to a computer-readable storage medium storing a computer program. The computer program realizes the above-described method embodiments when executed by a processor.
That is, as can be understood by those skilled in the art, all or part of the steps in the method for implementing the embodiments described above may be implemented by a program instructing related hardware, where the program is stored in a storage medium and includes several instructions to enable a device (which may be a single chip, a chip, or the like) or a processor (processor) to execute all or part of the steps of the method described in the embodiments of the present application. And the aforementioned storage medium includes: various media capable of storing program codes, such as a U disk, a removable hard disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk or an optical disk.
It will be understood by those of ordinary skill in the art that the foregoing embodiments are specific examples for carrying out the present application, and that various changes in form and details may be made therein without departing from the spirit and scope of the present application in practice.
Claims (10)
1. A method of waking a chip, comprising:
if the chip is detected to have data to be received, a power switch of an asynchronous transceiver of the chip is turned on; the chip is in a sleep state, and is provided with an asynchronous transceiver and a wake-up module, wherein the wake-up module is integrated in the asynchronous transceiver;
receiving the data to be received by the asynchronous transceiver;
detecting whether the data to be received contains a wake-up instruction;
if the data to be received contains a wake-up instruction, a wake-up signal is generated through the wake-up module; the wake-up signal is used for controlling the chip to enter a working state;
and if the data to be received does not contain the awakening instruction, closing a power switch of the asynchronous transceiver.
2. The method of waking a chip as in claim 1, further comprising:
before the chip enters a sleep state, setting an asynchronous rule of an external pin of the asynchronous transceiver; wherein the asynchronous rule comprises: if the chip is in a sleep state, the pin level of the external pin is a high level, and if the chip is to receive data, the pin level of the external pin is a low level;
if the chip is detected to have data to be received, turning on a power switch of the asynchronous transceiver of the chip, specifically:
and if the pin level of the external pin is detected to be low level, starting a power switch of the asynchronous transceiver.
3. The method for waking up a chip according to claim 1, wherein the detecting whether the data to be received includes a wake-up command comprises:
detecting whether stop bit data is included in the data to be received;
if the data to be received does not include stop bit data, closing a power switch of the asynchronous transceiver;
and if the data to be received comprises stop bit data, detecting whether the data to be received comprises a wake-up instruction.
4. Method for waking up a chip according to any of claims 1-3, characterised in that the wake-up instruction is an AT instruction.
5. The method for waking up a chip according to any one of claims 1 to 3, wherein the wake-up command is a preset command; wherein the preset instruction does not include an AT instruction.
6. The method according to claim 1, wherein the wake-up command includes identity information of a chip to be woken up, and the generating of the wake-up signal by the wake-up module if the data to be received includes the wake-up command includes:
if the data to be received contains a wake-up instruction, judging whether the identity information of the chip to be woken up comprises the identity information of the chip;
if the identity information of the chip to be awakened comprises the identity information of the chip, an awakening signal is generated through the awakening module;
and if the identity information of the chip to be awakened does not comprise the identity information of the chip, closing a power switch of the asynchronous transceiver.
7. The method for waking up a chip according to claim 1, wherein the wake-up instruction includes identity information of a sender of data to be received, and the generating of the wake-up signal by the wake-up module if the data to be received includes the wake-up instruction includes:
if the data to be received contains a wake-up instruction, judging whether the identity information of a sender of the data to be received conforms to a preset white list;
if the identity information of the sender of the data to be sent conforms to a preset white list, a wake-up signal is generated through the wake-up module;
and if the identity information of the sender of the data to be sent does not accord with a preset white list, closing a power switch of the asynchronous transceiver.
8. A device for waking up a chip, the device at least comprising a switch control module, an asynchronous transceiver and a wake-up module, the wake-up module being integrated in the asynchronous transceiver;
the switch control module is used for starting a power switch of the asynchronous transceiver when detecting that the chip has data to be received;
the asynchronous transceiver is used for receiving the data to be received and sending the data to be received to the awakening module;
the wake-up module is used for detecting whether the data to be received contains a wake-up instruction, generating a wake-up signal when the data to be received contains the wake-up instruction, and controlling the switch control module to close a power switch of the asynchronous transceiver when the data to be received does not contain the wake-up instruction; the wake-up signal is used for controlling the chip to enter a working state.
9. An electronic device, comprising:
at least one processor; and the number of the first and second groups,
a memory communicatively coupled to the at least one processor; wherein the content of the first and second substances,
the memory stores instructions executable by the at least one processor to enable the at least one processor to perform a method of waking up a chip as claimed in any one of claims 1 to 7.
10. A computer-readable storage medium, in which a computer program is stored which, when being executed by a processor, carries out the method of waking up a chip of any one of claims 1 to 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111421683.4A CN114237096A (en) | 2021-11-26 | 2021-11-26 | Chip awakening method and device, electronic equipment and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111421683.4A CN114237096A (en) | 2021-11-26 | 2021-11-26 | Chip awakening method and device, electronic equipment and storage medium |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN114237096A true CN114237096A (en) | 2022-03-25 |
Family
ID=80751475
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202111421683.4A Withdrawn CN114237096A (en) | 2021-11-26 | 2021-11-26 | Chip awakening method and device, electronic equipment and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114237096A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115985021A (en) * | 2023-03-21 | 2023-04-18 | 深圳鼎智通讯有限公司 | Awakening method of double-chip POS machine |
| CN118093034A (en) * | 2024-04-22 | 2024-05-28 | 联想长风科技(北京)有限公司 | Awakening method and device for sleep mode of computer |
-
2021
- 2021-11-26 CN CN202111421683.4A patent/CN114237096A/en not_active Withdrawn
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115985021A (en) * | 2023-03-21 | 2023-04-18 | 深圳鼎智通讯有限公司 | Awakening method of double-chip POS machine |
| CN118093034A (en) * | 2024-04-22 | 2024-05-28 | 联想长风科技(北京)有限公司 | Awakening method and device for sleep mode of computer |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7574615B2 (en) | Method of managing power consumption of a network interface | |
| WO2019104947A1 (en) | System-on-chip, universal serial bus master device, system and awaking method | |
| US10817043B2 (en) | System and method for entering and exiting sleep mode in a graphics subsystem | |
| CN107407956B (en) | Method and system for coordinating operating states among multiple SOCs within a computing device | |
| US20090177898A1 (en) | Computer system and notebook computer, and method for controlling computer system | |
| US20140372777A1 (en) | Adaptive latency tolerance for power management of memory bus interfaces | |
| CN114237096A (en) | Chip awakening method and device, electronic equipment and storage medium | |
| US8463970B2 (en) | Method and system for managing sleep states of interrupt controllers in a portable computing device | |
| KR102151178B1 (en) | Serial communication apparatus and method thereof | |
| CN104345869B (en) | Secure digital input/output unit, system and its control method | |
| US10296067B2 (en) | Enhanced dynamic clock and voltage scaling (DCVS) scheme | |
| CN106358273A (en) | Low-power-consumption communication device | |
| CN109887143B (en) | Control method and device for intelligent door lock and intelligent door lock | |
| TWI508489B (en) | Remote wake system and method | |
| CN110568921B (en) | Method for reducing chip power consumption | |
| JP2008186462A (en) | Method of controlling power saving mode in sata interface | |
| CN112948312B (en) | Chip control method and device, intelligent terminal and computer readable storage medium | |
| US9124463B2 (en) | Communication device with sleep state indicator and state machine control | |
| US11157290B2 (en) | Method and circuit for waking up I2C device | |
| CN114839909A (en) | Low-power-consumption control system and interaction method in low-power-consumption control system | |
| CN115220557A (en) | Power-on system, power-on method, readable storage medium and electronic device | |
| CN111161452A (en) | Scanning method and scanning device for controlling electronic lock authentication module | |
| CN105531681A (en) | Storage apparatus, storage system, storage apparatus controlling method | |
| CN111049629B (en) | Search space detection method, terminal and network side device | |
| CN112944565A (en) | Outdoor unit awakening method and device and multi-split air conditioning system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WW01 | Invention patent application withdrawn after publication |
Application publication date: 20220325 |
|
| WW01 | Invention patent application withdrawn after publication |