CN114814704A - Error compensation method for standard voltage transformer - Google Patents
Error compensation method for standard voltage transformer Download PDFInfo
- Publication number
- CN114814704A CN114814704A CN202210413643.3A CN202210413643A CN114814704A CN 114814704 A CN114814704 A CN 114814704A CN 202210413643 A CN202210413643 A CN 202210413643A CN 114814704 A CN114814704 A CN 114814704A
- Authority
- CN
- China
- Prior art keywords
- error
- voltage
- signal
- voltage transformer
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 19
- 238000006243 chemical reaction Methods 0.000 claims abstract description 23
- 238000002955 isolation Methods 0.000 claims abstract description 23
- 230000010363 phase shift Effects 0.000 claims abstract description 6
- 230000005284 excitation Effects 0.000 claims description 8
- 238000001914 filtration Methods 0.000 claims description 8
- 238000005070 sampling Methods 0.000 claims description 7
- 230000003321 amplification Effects 0.000 claims description 5
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 5
- 238000005259 measurement Methods 0.000 description 8
- 238000004804 winding Methods 0.000 description 7
- 238000012937 correction Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 230000008569 process Effects 0.000 description 3
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 101100440985 Danio rerio crad gene Proteins 0.000 description 1
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical group [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 1
- 101100440987 Mus musculus Cracd gene Proteins 0.000 description 1
- 101100467905 Mus musculus Rdh16 gene Proteins 0.000 description 1
- 101150095130 URAD gene Proteins 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000002372 labelling Methods 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R35/00—Testing or calibrating of apparatus covered by the other groups of this subclass
- G01R35/02—Testing or calibrating of apparatus covered by the other groups of this subclass of auxiliary devices, e.g. of instrument transformers according to prescribed transformation ratio, phase angle, or wattage rating
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Measurement Of Current Or Voltage (AREA)
Abstract
The invention provides an error compensation method for a standard voltage transformer in the technical field of standard voltage transformers, which comprises the following steps: step S10, storing the error value into an error table; step S20, separating an in-phase component signal and a quadrature component signal from the input voltage through a phase shift circuit; step S30, inputting current into a dual-channel AD signal acquisition module; s40, the single chip microcomputer obtains a voltage value and a current value through a dual-channel AD signal acquisition module, and further obtains an error coefficient to generate a digital control quantity of a digital-to-analog conversion chip; step S50, the addition circuit synthesizes the in-phase component and the quadrature component of the error signal into an error voltage signal; and step S60, outputting the error voltage signal through a second double-stage isolation voltage transformer to generate a floating ground error compensation signal. The invention has the advantages that: the floating signal corresponding to the voltage transformer error can be generated according to the voltage transformer error, the floating signal can be used for compensating the output of the voltage transformer, and the accuracy grade of the voltage transformer is greatly improved.
Description
Technical Field
The invention relates to the technical field of standard voltage transformers, in particular to an error compensation method for a standard voltage transformer.
Background
Voltage transformers are similar to transformers and are used to transform the voltage on the line. However, the purpose of the transformer to transform the voltage is to deliver electrical energy, and the purpose of the voltage transformer to transform the voltage is to measure the voltage of the line.
Because the electromagnetic voltage transformer has exciting current and the primary winding has resistance and leakage reactance, the exciting current generates voltage drop on the impedance, thereby inevitably causing no-load error of the voltage transformer; when the load is connected to the secondary winding, a load current is generated in the secondary winding, a load current component is added to the primary winding to keep the magnetic flux constant, and the internal impedance of the primary winding and the secondary winding is similarly dropped by the load current due to the resistance and the leakage reactance of the secondary winding, so that the load error of the voltage transformer is formed.
The voltage transformer error, also called as the voltage transformer ratio error, includes a ratio difference and a phase difference, wherein the ratio difference is also called as the ratio difference, which is caused by the fact that the actual voltage ratio is not equal to the rated voltage ratio, and is generally expressed by a percentage (%); the phase difference is also called angular difference, and refers to the phase difference between the primary voltage and the secondary voltage phasor, which is generally expressed by a minute (') or a centimeter arc (crad). The error of a voltage transformer can be represented by a complex number epsilon ═ f + j delta, where f is called the specific difference and delta is called the angular difference.
Because the exciting current of the iron core of the electromagnetic voltage transformer has nonlinearity, the error of a single-stage voltage transformer above 10kV is difficult to break through from 0.01 level to 0.02 level, and the nonlinearity error of the voltage transformer can be further reduced by a two-stage structure compensation method in the prior art, but in the transformers with high voltage levels, insulation and shielding structures and the like bring challenges. Moreover, the mutual inductor with the same voltage class inevitably brings increase of volume and weight, and simultaneously increases economic cost.
Therefore, if the standard voltage transformer error compensation method can be provided, the accuracy grade of the voltage transformer can be effectively improved on the basis of not changing the original structure of the voltage transformer, and the accuracy requirement of a user on the standard voltage transformer can be greatly met.
Disclosure of Invention
The invention aims to provide a standard voltage transformer error compensation method to improve the accuracy grade of a voltage transformer.
The invention provides a standard voltage transformer error compensation method, which comprises the following steps:
step S10, inputting error values of the standard voltage transformer under different working voltages and different load currents into the single chip microcomputer through an RS232 interface or a display screen, and storing the received error values into an error table in a storage module by the single chip microcomputer;
step S20, after passing through a first two-stage isolation voltage transformer and a filtering amplification circuit, the input voltage is input into a two-channel AD signal acquisition module, and an in-phase component signal and an orthogonal component signal are separated by a phase shift circuit and serve as reference signals of an in-phase component and an orthogonal component of an error signal;
step S30, inputting the input current to a dual-channel AD signal acquisition module after the input current passes through a sampling resistor and a filter circuit;
step S40, the single chip microcomputer obtains a voltage value and a current value through a dual-channel AD signal acquisition module, obtains an error coefficient based on the voltage value and the current value, and generates digital control quantities of a first digital-to-analog conversion chip and a second digital-to-analog conversion chip, wherein the digital control quantities are used for controlling the sizes of an in-phase component and an orthogonal component of an error signal;
step S50, the adder circuit combines the in-phase component of the error signal output by the first D/A converter chip and the quadrature component of the error signal output by the second D/A converter chip into an error voltage signal;
and step S60, the error voltage signal output by the addition circuit is output by the filter circuit, the amplifying circuit and the second double-stage isolation voltage transformer to generate a floating error compensation signal corresponding to the input voltage and the input current.
Further, in step S40, the error coefficient includes a magnitude coefficient and a phase coefficient.
Further, in step S40, the obtaining an error coefficient based on the voltage value and the current value is specifically:
and comparing the voltage value with the current value respectively to a preset error table in a storage module, and searching a corresponding error value based on the error table.
Further, in step S40, the obtaining an error coefficient based on the voltage value and the current value is specifically:
and inputting the voltage value and the current value into a preset error function analytical expression to calculate an error value.
Further, in step S40, the obtaining an error coefficient based on the voltage value and the current value is specifically:
and inputting the voltage value and the current value into a preset excitation current function analytic expression to calculate an error analytic expression, and then obtaining a corresponding error value.
The invention has the advantages that:
since the error curve of each standard voltage transformer when leaving the factory is a basically determined parameter and is relatively stable, the error value is mainly related to the current working voltage and the current of the load. Therefore, by setting the error table or the error function analytic formula of the storage module for storing the standard voltage transformer, the single chip microcomputer respectively collects the secondary voltage signal of the voltage transformer in the voltage input channel and the load current signal of the voltage transformer in the current input channel in real time, obtains the corresponding error coefficient according to the current working voltage and the load current, generates the corresponding error signal of the voltage transformer based on the error coefficient, and outputs the corresponding floating error compensation voltage signal through the error voltage signal isolation module, namely generates the corresponding error floating signal of the voltage transformer according to the error value of the voltage transformer, so as to compensate the output of the voltage transformer, thereby realizing that the accuracy grade of the voltage transformer is greatly improved on the basis of not changing the original structure of the voltage transformer.
Drawings
The invention will be further described with reference to the following examples with reference to the accompanying drawings.
Fig. 1 is a schematic block circuit diagram of an error compensation apparatus for a standard voltage transformer according to the present invention.
Fig. 2 is a schematic circuit diagram of an error compensation device of a standard voltage transformer according to the present invention.
Fig. 3 is a flow chart of a standard voltage transformer error compensation method of the present invention.
FIG. 4 is a flow chart illustrating the process of storing error coefficients according to the present invention.
FIG. 5 is a flow chart illustrating the process of reading error coefficients according to the present invention.
Fig. 6 is a wiring diagram illustrating a use state of the present invention.
Description of the labeling:
100-a standard voltage transformer error compensation device, 1-a voltage input channel, 2-a current input channel, 3-an MCU control module, 4-a phase shift circuit, 5-a first digital-to-analog conversion chip, 6-a second digital-to-analog conversion chip, 7-an addition circuit, 8-an error voltage signal isolation module, 9-a display screen, 10-a power module, 11-a first double-stage isolation voltage transformer, 12-a filtering amplification circuit, 21-a sampling resistor, 22-a first filter circuit, 31-a single chip microcomputer, 32-a double-channel AD signal acquisition module, 33-a storage module, 34-an RS232 interface, 81-a second filter circuit, 82-an amplification circuit and 83-a second double-stage isolation voltage transformer.
Detailed Description
The technical scheme in the embodiment of the application has the following general idea: the storage module 33 is arranged to store an error table of the standard single-stage voltage transformer, compare error values of the voltage signal and the current signal acquired by the single chip microcomputer 31 in real time with preset values respectively, query corresponding error coefficients by using the error values and the error table, generate a corresponding voltage transformer error floating signal based on the error coefficients, and finally output a corresponding compensation error voltage signal based on the voltage transformer error floating signal, so as to compensate the output of the standard single-stage voltage transformer, thereby improving the accuracy of the standard single-stage voltage transformer on the basis of not changing the original structure of the voltage transformer.
Referring to fig. 1 to 6, the error compensation apparatus 100 for a standard voltage transformer according to the present invention includes:
a voltage input channel 1 for connecting the output voltage of a voltage transformer (not shown) to be compensated;
the current input channel 2 is used for accessing the load current of the voltage transformer to be compensated;
the input end of the MCU control module 3 is connected with the output ends of the voltage input channel 1 and the current input channel 2, and is used for collecting the voltage signal output by the voltage input channel 1 and the current signal output by the current input channel 2 and controlling the work of the error compensation device 100;
the input end of the phase shift circuit 4 is connected with the output end of the voltage input channel 1 and is used for shifting the phase of an input voltage signal;
the input end of the first digital-to-analog conversion chip 5 is connected with the output end of the voltage input channel 1, and the digital control end of the first digital-to-analog conversion chip is connected with the MCU control module 3 and used for performing analog-to-digital conversion on an input voltage signal;
the input end of the second digital-to-analog conversion chip 6 is connected with the phase-shifting circuit 4, and the digital control end of the second digital-to-analog conversion chip is connected with the MCU control module 3 and is used for performing analog-to-digital conversion on an input voltage signal;
an adding circuit 7, an input end of which is connected with the output ends of the first digital-to-analog conversion chip 5 and the second digital-to-analog conversion chip 6, for overlapping the voltage signals output by the first digital-to-analog conversion chip 5 and the second digital-to-analog conversion chip 6;
the input end of the error voltage signal isolation module 8 is connected with the output end of the addition circuit 7 and is used for producing a floating error voltage signal after the error voltage signal is isolated;
the display screen 9 is connected with the MCU control module 3 and used for operating the error compensation device 100 and setting an error coefficient;
and the power supply module 10 is respectively connected with the MCU control module 3, the error voltage signal isolation module 8 and the display screen 9 and is used for supplying power to the error compensation device 100.
The voltage input channel 1 includes:
a first double-stage isolation voltage transformer 11, the input signal of which is the output voltage of the voltage transformer to be compensated;
and the input end of the filtering and amplifying circuit 12 is connected with the secondary output voltage end of the first double-stage isolation voltage transformer 11, and the output end of the filtering and amplifying circuit is connected with the MCU control module 3, the phase-shifting circuit 4 and the first digital-to-analog conversion chip 5, and is used for filtering and amplifying the input voltage signal.
The current input channel 2 includes:
a sampling resistor 21;
and the input end of the first filter circuit 22 is connected with two ends of the sampling resistor 21, and the output end of the first filter circuit is connected with the MCU control module 3 and used for filtering an input current signal.
The MCU control module 3 includes:
a single chip microcomputer 31, which is respectively connected to the first digital-to-analog conversion chip 5, the second digital-to-analog conversion chip 6, the display screen 9 and the power module 10, and is used for controlling the operation of the error compensation apparatus 100, when the error compensation apparatus is implemented specifically, only a single chip microcomputer capable of realizing the function is selected from the prior art, and the type is not limited to what type, for example, a single chip microcomputer of STM32F103 series of ST corporation, and the control program is well known to those skilled in the art, which can be obtained by those skilled in the art without creative work;
a dual-channel AD signal acquisition module 32, one end of which is connected to the single chip 31 and the other end of which is connected to the voltage input channel 1 and the current input channel 2, with a sampling time interval set to 1 second;
the storage module 33 is connected with the singlechip 31 and used for storing an error table;
and the RS232 interface 34 is connected with the singlechip 31 and is used for communicating the error compensation device 100 with the outside.
The error voltage signal isolation module 8 includes:
a second filter circuit 81, the input end of which is connected with the output end of the adder circuit 7;
an amplifying circuit 82, the input end of which is connected to the output end of the second filter circuit 81, for compensating the output voltage signal;
a second double-stage isolation voltage transformer 83, the high side of the primary side is connected to the output terminal of the amplifying circuit 82 and the input terminal of the second filter circuit 81, and the low side of the primary side is grounded; the output voltage of the second double-stage isolation voltage transformer 83 is the ratio of the input voltage of the first double-stage isolation voltage transformer 11, when the input voltage and the input current are not changed, the output voltage of the second double-stage isolation voltage transformer 83 is constant, and when different phases and amplitudes are needed, the in-phase component value and the quadrature component value are adjusted.
The invention discloses a better embodiment of an error compensation method of a standard voltage transformer, which comprises the following steps:
step S10, inputting error values (including a specific difference and an angular difference) of the standard voltage transformer under different working voltages and different load currents into the single chip microcomputer through an RS232 interface or a display screen, and storing the received error values into an error table in a storage module by the single chip microcomputer;
step S20, after passing through a first two-stage isolation voltage transformer and a filtering amplification circuit, the input voltage is input into a two-channel AD signal acquisition module, and an in-phase component signal and an orthogonal component signal are separated by a phase shift circuit and serve as reference signals of an in-phase component and an orthogonal component of an error signal;
step S30, inputting the input current to a dual-channel AD signal acquisition module after the input current passes through a sampling resistor and a filter circuit;
step S40, the single chip microcomputer obtains a voltage value and a current value through a dual-channel AD signal acquisition module, obtains an error coefficient based on the voltage value and the current value, and generates digital control quantities of a first digital-to-analog conversion chip and a second digital-to-analog conversion chip, wherein the digital control quantities are used for controlling the sizes of an in-phase component and an orthogonal component of an error signal; the error coefficients are amplitude coefficients and phase coefficients of the output signals relative to the input signals;
the error coefficient is subdivided into 500 groups of data according to different input voltages and input currents; the input voltage range is 10% -130% of 100V or 100/√ 3V, one voltage data is stored in every 5 (+/-2.5) percentage points, and the data of 25 packets is stored at most; the input current range is 0-100 mA, one group of current data is stored every 5 (+ -2.5) mA, at most 20 packets of data are stored, and 500 groups of data are correspondingly stored in the transverse direction and the longitudinal direction of the voltage and the current.
Step S50, the adder circuit combines the in-phase component of the error signal output by the first D/A converter chip and the quadrature component of the error signal output by the second D/A converter chip into an error voltage signal;
and step S60, the error voltage signal output by the addition circuit is output by the filter circuit, the amplifying circuit and the second double-stage isolation voltage transformer to generate a floating error compensation signal corresponding to the input voltage and the input current.
In step S40, the error coefficients include amplitude coefficients and phase coefficients.
The unit of the amplitude coefficient and the phase coefficient is 1 multiplied by 10 respectively -6 And 1 microradian with resolution of 1 × 10 -6 (ii) a Input voltage of the first double-stage isolation voltage transformer: 0-200V; input current of the current-voltage conversion module: 0-100 mA; output voltage of the second two-stage isolation voltage transformer: 0-0.1V, and the maximum error is +/-0.2%.
In step S40, the obtaining an error coefficient based on the voltage value and the current value is specifically:
and comparing the voltage value with the current value respectively to a preset error table in a storage module, and searching a corresponding error value based on the error table.
In step S40, the obtaining an error coefficient based on the voltage value and the current value is specifically:
and inputting the voltage value and the current value into a preset error function analytical formula to calculate an error value, wherein the formula of the error function analytical formula is epsilon (V, I). The storage module can store error functions of a plurality of voltage transformers and correspond to the voltage transformers with different numbers, namely the error compensation device of the same standard voltage transformer can be matched with a plurality of standard voltage transformers for use.
The experimental verification process of the invention is as follows:
(1) voltage access A, X terminal (voltage input channel);
(2) the current is connected into an I + and an I-terminal (a current input channel);
(3) adjusting a voltage dial indicator, clicking a modification button, setting an arbitrary value between 0 and 1000PPM according to the size of the dial indicator and the current, clicking to store, storing the data to a fixed address after waiting for 2 seconds, and calling out the stored corresponding data when the voltage and the current reach the same size next time;
(4) the dial indicator stores one data every 5 (+ -2.5) percentage points from 10-130% storage intervals, and stores 25 packets of data at most; the current is saved at an interval of 0-100 mA, one group of data is saved at 5 (+ -2.5) mA, the data of at most 20 packets is saved, and the voltage and the current correspond to 500 groups of data in the transverse direction and the longitudinal direction;
(5) the floating error voltage signal is output from the U + and U-binding posts;
(6) the output end of the compensated voltage transformer is correspondingly converted into a' 0 、x' 0 。
The experimental transformer is two-stage voltage transformers with the voltage level of 10kV (# 1: model: HJS158, No. 1708051; # 2: model: HJS, No. 8209), and the accuracy level is 0.01 level.
High-end difference measurement mode, direct comparison measurement:
two 10kV voltage transformers are directly compared and measured in a high-end difference measurement mode, and error measurement data are shown in the following table:
after the voltage transformer is cascaded with an error signal generation module, comparing and measuring (high-end measuring difference):
a voltage transformer cascade error signal generation module wiring schematic diagram and a transformer IIThe secondary output is connected to the voltage access A, X terminal of the module and the current input is accessed in series from the low side of the secondary output of the voltage transformer as shown in fig. 6. After cascading, the output end of the mutual inductor is converted into a' 0 、x' 0 。
Note: the unit of the orthogonal component in the error reading of the mutual inductor calibrator is minutes, and the unit of the orthogonal component in the error module is urad, and unit transformation needs to be carried out once.
(1) Connection mode I, #2 mutual inductor proportional output cascade error module (linear correction relative to comparative output)
The proportional output of the #2 transformer is connected to a voltage access A, X binding post of the module; the current wiring terminal (I + and I-) is suspended; the error signal output U + is connected with the high end of the proportional output of the #2 mutual inductor, and the error signal output U-is connected with the difference measurement input end K of the calibrator; the calibrator is in power supply connection with the excitation output of the #2 mutual inductor; the input end D of the error measurement of the calibrator is connected with the high-end of the proportional output of the #1 mutual inductor; and the low end of the proportional output of the #1 transformer is in short circuit with the low end of the proportional output of the #2 transformer.
Comparing experimental data before and after correction:
connection mode one, #2 mutual inductor excitation output cascade error module (linear correction for excitation output)
The excitation output of the #2 mutual inductor is connected to a voltage access A, X binding post of the module; the current wiring terminal (I + and I-) is suspended; the error signal output U + is connected with the high end of the excitation output of the #2 mutual inductor, and the error signal output U-is connected with the difference measurement input end K of the calibrator; the calibrator is in power supply connection with the excitation output of the #2 mutual inductor; the input end D of the error measurement of the calibrator is connected with the high-end of the proportional output of the #1 mutual inductor; and the low end of the proportional output of the #1 transformer is in short circuit with the low end of the proportional output of the #2 transformer.
Comparing experimental data before and after correction:
note: analysis of the cause of the jitter in the readings after replenishment: (1) the grounding of the experimental environment is not good, and the ground signal is interfered; (2) the output signal of the error module is shielded by a shielding wire, so that the interference is reduced; (3) the high-voltage power supply has certain interference, namely, a secondary signal output by the mutual inductor is not a clean sinusoidal signal.
In summary, the invention has the advantages that:
since the error curve of each standard voltage transformer when leaving the factory is a basically determined parameter and is relatively stable, the error value is mainly related to the current working voltage and the current of the load. Therefore, by setting the error table or the error function analytic formula of the storage module for storing the standard voltage transformer, the single chip microcomputer respectively collects the secondary voltage signal of the voltage transformer in the voltage input channel and the load current signal of the voltage transformer in the current input channel in real time, obtains the corresponding error coefficient according to the current working voltage and the load current, generates the corresponding error signal of the voltage transformer based on the error coefficient, and outputs the corresponding floating error compensation voltage signal through the error voltage signal isolation module, namely generates the corresponding error floating signal of the voltage transformer according to the error value of the voltage transformer, so as to compensate the output of the voltage transformer, thereby realizing that the accuracy grade of the voltage transformer is greatly improved on the basis of not changing the original structure of the voltage transformer.
Although specific embodiments of the invention have been described above, it will be understood by those skilled in the art that the specific embodiments described are illustrative only and are not limiting upon the scope of the invention, and that equivalent modifications and variations can be made by those skilled in the art without departing from the spirit of the invention, which is to be limited only by the appended claims.
Claims (5)
1. A standard voltage transformer error compensation method is characterized in that: the method comprises the following steps:
step S10, inputting error values of the standard voltage transformer under different working voltages and different load currents into the single chip microcomputer through an RS232 interface or a display screen, and storing the received error values into an error table in a storage module by the single chip microcomputer;
step S20, after passing through a first two-stage isolation voltage transformer and a filtering amplification circuit, the input voltage is input into a two-channel AD signal acquisition module, and an in-phase component signal and an orthogonal component signal are separated by a phase shift circuit and serve as reference signals of an in-phase component and an orthogonal component of an error signal;
step S30, inputting the input current to a dual-channel AD signal acquisition module after the input current passes through a sampling resistor and a filter circuit;
step S40, the single chip microcomputer obtains a voltage value and a current value through a dual-channel AD signal acquisition module, obtains an error coefficient based on the voltage value and the current value, and generates digital control quantities of a first digital-to-analog conversion chip and a second digital-to-analog conversion chip, wherein the digital control quantities are used for controlling the sizes of an in-phase component and an orthogonal component of an error signal;
step S50, the adder circuit combines the in-phase component of the error signal output by the first D/A converter chip and the quadrature component of the error signal output by the second D/A converter chip into an error voltage signal;
and step S60, the error voltage signal output by the addition circuit is output by the filter circuit, the amplifying circuit and the second double-stage isolation voltage transformer to generate a floating error compensation signal corresponding to the input voltage and the input current.
2. The error compensation method for a standard voltage transformer of claim 1, wherein: in step S40, the error coefficients include amplitude coefficients and phase coefficients.
3. A method of error compensation for a standard voltage transformer as claimed in claim 1, wherein: in step S40, the obtaining an error coefficient based on the voltage value and the current value is specifically: and comparing the voltage value with the current value respectively to a preset error table in a storage module, and searching a corresponding error value based on the error table.
4. The error compensation method for a standard voltage transformer of claim 1, wherein: in step S40, the obtaining an error coefficient based on the voltage value and the current value is specifically: and inputting the voltage value and the current value into a preset error function analytical expression to calculate an error value.
5. The error compensation method for a standard voltage transformer of claim 1, wherein: in step S40, the obtaining an error coefficient based on the voltage value and the current value is specifically: and inputting the voltage value and the current value into a preset excitation current function analytic expression to calculate an error analytic expression, and then obtaining a corresponding error value.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210413643.3A CN114814704B (en) | 2022-04-15 | 2022-04-15 | Error compensation method for standard voltage transformer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210413643.3A CN114814704B (en) | 2022-04-15 | 2022-04-15 | Error compensation method for standard voltage transformer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114814704A true CN114814704A (en) | 2022-07-29 |
| CN114814704B CN114814704B (en) | 2024-08-02 |
Family
ID=82506401
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210413643.3A Active CN114814704B (en) | 2022-04-15 | 2022-04-15 | Error compensation method for standard voltage transformer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114814704B (en) |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2746912A1 (en) * | 1977-10-19 | 1979-04-26 | Messwandler Bau Gmbh | DEVICE FOR TESTING MEASURING TRANSFORMERS FOR THE INDEPENDENT DETERMINATION OF THE AMOUNT ERROR AND THE MISCELLANEOUS OF A CURRENT OR VOLTAGE TRANSFORMER |
| CN1430069A (en) * | 2002-12-31 | 2003-07-16 | 武汉华电国电高压科技发展有限公司 | Method and device for testing current ratio staudard high-correctness current transformer |
| US20170356939A1 (en) * | 2016-06-14 | 2017-12-14 | Jonathan Ephraim David Hurwitz | Method of and apparatus for learning the phase error or timing delays within a current transducer and power measurement apparatus including current transducer error correction |
| CN108776245A (en) * | 2018-04-09 | 2018-11-09 | 国网四川省电力公司电力科学研究院 | It is a kind of can a variety of principle mutual-inductor testers of automatic calibration calibrating installation |
| KR102296618B1 (en) * | 2021-02-25 | 2021-09-01 | 송상훈 | Ratio Error And Phase displacement Error Tester For Portable Current Transformer |
| CN114035142A (en) * | 2021-04-16 | 2022-02-11 | 湖南师范大学 | Electric energy meter error compensation method and system based on segmented Lagrange interpolation |
| CN217468179U (en) * | 2022-04-15 | 2022-09-20 | 中国计量科学研究院 | Error compensation device for standard voltage transformer |
-
2022
- 2022-04-15 CN CN202210413643.3A patent/CN114814704B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2746912A1 (en) * | 1977-10-19 | 1979-04-26 | Messwandler Bau Gmbh | DEVICE FOR TESTING MEASURING TRANSFORMERS FOR THE INDEPENDENT DETERMINATION OF THE AMOUNT ERROR AND THE MISCELLANEOUS OF A CURRENT OR VOLTAGE TRANSFORMER |
| CN1430069A (en) * | 2002-12-31 | 2003-07-16 | 武汉华电国电高压科技发展有限公司 | Method and device for testing current ratio staudard high-correctness current transformer |
| US20170356939A1 (en) * | 2016-06-14 | 2017-12-14 | Jonathan Ephraim David Hurwitz | Method of and apparatus for learning the phase error or timing delays within a current transducer and power measurement apparatus including current transducer error correction |
| CN108776245A (en) * | 2018-04-09 | 2018-11-09 | 国网四川省电力公司电力科学研究院 | It is a kind of can a variety of principle mutual-inductor testers of automatic calibration calibrating installation |
| KR102296618B1 (en) * | 2021-02-25 | 2021-09-01 | 송상훈 | Ratio Error And Phase displacement Error Tester For Portable Current Transformer |
| CN114035142A (en) * | 2021-04-16 | 2022-02-11 | 湖南师范大学 | Electric energy meter error compensation method and system based on segmented Lagrange interpolation |
| CN217468179U (en) * | 2022-04-15 | 2022-09-20 | 中国计量科学研究院 | Error compensation device for standard voltage transformer |
Non-Patent Citations (1)
| Title |
|---|
| 何娜;宗超;陈贤顺;黄嘉鹏;叶子阳;蒋卫;: "一种全自动、全性能互感器校验仪整检装置的设计与实现", 电测与仪表, no. 11 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114814704B (en) | 2024-08-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101277016B (en) | Active electric filter device as well as control method | |
| CN105607031A (en) | High-voltage electric energy meter calibrating device | |
| CN102135561B (en) | Measuring device and method for zero-sequence current of non-effectively neutral grounded system | |
| CN104917193B (en) | Hybrid dynamic reactive power compensation device with resonance suppression function and method | |
| CN101846699A (en) | Electrical parameter measuring device, system and method | |
| CN217468179U (en) | Error compensation device for standard voltage transformer | |
| CN105575639A (en) | Broadband current transformer | |
| Chen et al. | Control strategy for three-phase four-wire PWM converter of integrated voltage compensation type active SFCL | |
| Feng et al. | Development of ultrahigh‐voltage standard voltage transformer based on series voltage transformer structure | |
| CN114814704A (en) | Error compensation method for standard voltage transformer | |
| Senini et al. | The coupled inductor filter: analysis and design for AC systems | |
| EP0565701B1 (en) | Reduction of disturbances in a power network | |
| CN115356676A (en) | Phase line and zero line synchronous calibration method for single-phase ammeter | |
| CN103105525A (en) | Precision compensation method of current clamp, detection method and detection system using current clamp | |
| CN211554294U (en) | Portable mutual inductor error detection device for primary and secondary fusion | |
| JP6822531B1 (en) | Simulation equipment | |
| CN106253283A (en) | A kind of control strategy based on second harmonic mixing active filter | |
| CN201601500U (en) | Multifunctional voltage stabilizer | |
| JP2006296143A (en) | Individual operation detector for distributed power supply | |
| JPH07209371A (en) | Method and apparatus for testing ac withstand voltage of cable | |
| CN100563094C (en) | Be used for reference signal generator and compensating circuit that voltage jump is compensated | |
| TWI224420B (en) | Processing method of conductive EMI noise | |
| CN217561600U (en) | Zero sequence voltage sensor with voltage regulator | |
| Langsdorf | Reduction of ripple voltage in a dynamitron | |
| CN201698248U (en) | Novel voltage stabilizer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |