CN114784021A - Display substrate and display device - Google Patents

Display substrate and display device Download PDF

Info

Publication number
CN114784021A
CN114784021A CN202210441923.5A CN202210441923A CN114784021A CN 114784021 A CN114784021 A CN 114784021A CN 202210441923 A CN202210441923 A CN 202210441923A CN 114784021 A CN114784021 A CN 114784021A
Authority
CN
China
Prior art keywords
substrate
display
charge blocking
layer
display substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202210441923.5A
Other languages
Chinese (zh)
Inventor
詹裕程
羊振中
张云鹏
黄建邦
夏维
李泽亮
郭远征
高涛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Chengdu BOE Optoelectronics Technology Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Chengdu BOE Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Chengdu BOE Optoelectronics Technology Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN202210441923.5A priority Critical patent/CN114784021A/en
Publication of CN114784021A publication Critical patent/CN114784021A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays

Abstract

The embodiment of the disclosure discloses a display substrate and a display device, relates to the technical field of display, and is used for improving the phenomenon that the display substrate and the display device are poor in display. The display substrate has a display area. The display substrate includes: a substrate, a pixel circuit layer, and a charge blocking portion. The pixel circuit layer and the charge blocking portion are located on the same side of the substrate. Wherein the charge blocking part is located in the display region and is in contact with the substrate. The display substrate and the display device provided by the embodiment of the disclosure are used for image display.

Description

Display substrate and display device
Technical Field
The present disclosure relates to display technologies, and in particular, to a display substrate and a display device.
Background
An OLED (Organic Light Emitting Diode) display device is a display device made of Organic Light Emitting diodes. The OLED display device has the excellent characteristics of no need of a backlight source, high contrast, thin thickness, wide viewing angle, fast response speed, applicability to a flexible panel, wide temperature range, simple structure and process, and the like, and is widely used at present.
Disclosure of Invention
An object of the embodiments of the present disclosure is to provide a display substrate and a display device, which are used to improve the display device from having poor display.
In order to achieve the above purpose, the embodiments of the present disclosure provide the following technical solutions:
in one aspect, a display substrate is provided. The display substrate has a display area. The display substrate includes: the pixel structure comprises a substrate, a pixel circuit layer and a charge blocking part. The pixel circuit layer and the charge blocking portion are located on the same side of the substrate. Wherein the charge blocking part is located in the display region and is in contact with the substrate.
Some embodiments of the present disclosure provide a display substrate, in which a charge blocking portion is disposed in a display region, a pixel circuit layer and the charge blocking portion are disposed on the same side of a substrate, and the charge blocking portion is in contact with the substrate, so that charges generated or accumulated in the substrate in contact with the charge blocking portion can be absorbed or derived by the charge blocking portion. Therefore, the influence of charges accumulated in the substrate on the pixel circuit layer can be reduced, the driving signal generated by the pixel driving circuit in the pixel circuit layer is prevented from being abnormal, and the phenomenon of poor display of the display substrate can be improved.
In some embodiments, the charge barrier is located between the substrate and the pixel circuit layer. The charge blocking part is in contact with one side surface of the substrate close to the pixel circuit layer.
In some embodiments, the charge blocking portion is a planar structure or a mesh structure.
In some embodiments, the charge blocking part is a planar structure, and the material of the charge blocking part comprises amorphous silicon. Or the charge blocking part is of a net structure, and the material of the charge blocking part comprises amorphous silicon or a metal material.
In some embodiments, the display substrate further includes a first constant voltage signal line at the pixel circuit layer. The charge blocking part is coupled to the first constant voltage signal line.
In some embodiments, the display substrate further has a non-display region on at least one side of the display region. The display substrate further includes at least one electrostatic discharge unit located in the non-display region, the electrostatic discharge unit being coupled to the charge blocking portion.
In some embodiments, the display substrate further comprises a first transfer layer located in the non-display region. The charge blocking portion is coupled to the first transfer layer, and the first transfer layer is coupled to the electrostatic discharge unit.
In some embodiments, the display substrate further includes a second constant voltage signal line at the pixel circuit layer including a plurality of pixel driving circuits. The charge blocking part comprises a plurality of conductive strips, the conductive strips extend along the direction perpendicular to the substrate, and the conductive strips are located between two adjacent pixel driving circuits. One end of the bus bar is in contact with the substrate through at least a portion of the pixel circuit layer, and the other end of the bus bar is coupled to the second constant voltage signal line; or, the conductive strip is grounded.
In some embodiments, the charge blocking part and the second constant voltage signal line are of the same layer and material.
In some embodiments, the display substrate further comprises a second interposer layer. The second switching layer is located between the charge blocking part and the second constant voltage signal line. The other end of the charge blocking part is coupled with the second switching layer, and the second switching layer is coupled with the second constant voltage signal line.
In some embodiments, the material of the charge blocking portion comprises a metallic material or a transparent conductive material.
In some embodiments, the material of the substrate comprises a transparent polyimide.
In some embodiments, the display substrate further comprises: the touch screen comprises a light-emitting device layer, a touch layer and a color film layer. The light-emitting device layer is arranged on one side, away from the substrate, of the pixel circuit layer. The touch layer is arranged on one side, far away from the substrate, of the light-emitting device layer. The color film layer is arranged on one side, far away from the substrate, of the touch layer.
In another aspect, there is provided a display device including: a display substrate as claimed in any one of the preceding examples.
The flexible circuit board included in the display module provided in some embodiments of the present disclosure has the same structure and beneficial effects as the flexible circuit board provided in some embodiments described above, and details are not repeated here.
In some embodiments, the display device further comprises: and the optical element is arranged on the non-light-emitting side of the display substrate.
Drawings
In order to more clearly illustrate the technical solutions in the present disclosure, the drawings needed to be used in some embodiments of the present disclosure will be briefly described below, and it is apparent that the drawings in the following description are only drawings of some embodiments of the present disclosure, and other drawings can be obtained by those skilled in the art according to the drawings. Furthermore, the drawings in the following description may be regarded as schematic diagrams, and are not intended to limit the actual dimensions and the like of products involved in the embodiments of the present disclosure.
FIG. 1 is a schematic diagram of a display device according to some embodiments of the present disclosure;
FIG. 2 is a block diagram of the display device of FIG. 1;
FIG. 3 is a schematic view of a display substrate according to some embodiments of the present disclosure;
FIG. 4 is a block diagram of a display substrate according to some embodiments of the present disclosure;
FIG. 5 is a block diagram of another display substrate in accordance with some embodiments of the present disclosure;
FIG. 6 is a block diagram of yet another display substrate in accordance with some embodiments of the present disclosure;
FIG. 7 is a block diagram of yet another display substrate in accordance with some embodiments of the present disclosure;
FIG. 8 is a block diagram of yet another display substrate in accordance with some embodiments of the present disclosure;
figure 9 is a schematic diagram of a charge barrier in accordance with some embodiments of the present disclosure;
FIG. 10 is a diagram illustrating a display substrate with frame-shaped bright stripes according to the related art;
FIG. 11 is a schematic diagram of the distribution of atoms in an amorphous silicon material;
FIG. 12a is a diagram of a distribution of movable charges in a substrate according to the related art;
FIG. 12b is a graph of the distribution of movable charge in the substrate in some embodiments of the present disclosure;
fig. 13 is a structural diagram of a charge blocking portion and an electrostatic discharge unit in accordance with some embodiments of the present disclosure;
FIG. 14 is a cross-sectional view taken along line BB' of FIG. 13;
FIG. 15 is a block diagram of yet another display substrate in accordance with some embodiments of the present disclosure;
FIG. 16 is a block diagram of yet another display substrate in accordance with some embodiments of the present disclosure;
FIG. 17 is a block diagram of yet another display substrate in some embodiments according to the present disclosure.
Detailed Description
Technical solutions in some embodiments of the present disclosure will be clearly and completely described below with reference to the accompanying drawings, and it is obvious that the described embodiments are only a part of the embodiments of the present disclosure, and not all of the embodiments. All other embodiments obtained by a person of ordinary skill in the art based on the embodiments provided in the present disclosure are within the scope of protection of the present disclosure.
Throughout the specification and claims, the term "comprising" is to be interpreted in an open, inclusive sense, i.e., as "including, but not limited to," unless the context requires otherwise. In the description herein, the terms "one embodiment," "some embodiments," "an example embodiment," "an example" or "some examples" or the like are intended to indicate that a particular feature, structure, material, or characteristic described in connection with the embodiment or example is included in at least one embodiment or example of the disclosure. The schematic representations of the terms used above are not necessarily referring to the same embodiment or example. Furthermore, the particular features, structures, materials, or characteristics described may be included in any suitable manner in any one or more embodiments or examples.
In the following, the terms "first", "second" are used for descriptive purposes only and are not to be understood as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defined as "first" or "second" may explicitly or implicitly include one or more of that feature. In the description of the embodiments of the present disclosure, "a plurality" means two or more unless otherwise specified.
"A and/or B" includes the following three combinations: a alone, B alone, and a combination of A and B.
Additionally, the use of "based on" is meant to be open and inclusive in that a process, step, calculation, or other action that is "based on" one or more stated conditions or values may, in practice, be based on additional conditions or exceed the stated values.
Example embodiments are described herein with reference to cross-sectional and/or plan views as idealized example figures. In the drawings, the thickness of layers and regions are exaggerated for clarity. Variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, example embodiments should not be construed as limited to the shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, an etched region shown as a rectangle will typically have curved features. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to limit the scope of exemplary embodiments.
Some embodiments of the present disclosure provide a display device 1000. By way of example, fig. 1 illustrates a display device 1000.
In some examples, referring to fig. 1, a display device 1000 includes a display substrate 100. The display substrate 100 is used for displaying a screen.
In some examples, the display device 1000 further includes a housing, a display driver IC, and the like.
The types of the display devices include various types, and the display devices can be selected according to actual needs.
In some examples, the display device 1000 is a transparent display device, and accordingly, the display substrate 100 has a high light transmittance as a whole. At this time, the display device 1000 can implement transparent display.
In other examples, the display device 1000 is a non-transparent display device. The display device 1000 may be any device that displays text or images, whether in motion (e.g., video) or stationary (e.g., still images). More particularly, it is contemplated that the embodiments may be implemented in or associated with a variety of electronic devices such as, but not limited to, mobile telephones, wireless devices, Personal Digital Assistants (PDAs), hand-held or portable computers, Global Positioning System (GPS) receivers/navigators, cameras, motion Picture Experts Group (MP 4) video players, video cameras, game consoles, wrist watches, clocks, calculators, television monitors, computer monitors, automobile displays (e.g., odometer display, etc.), navigators, cockpit controls and/or displays, displays of camera views (e.g., displays of rear view cameras in vehicles), electronic photographs, electronic billboards or signs, video game consoles, and the like, Projectors, architectural structures, packaging, and aesthetic structures (e.g., displays of images for a piece of jewelry), and the like.
In some embodiments, referring to fig. 1, the display device 1000 may also include other structures, such as the optical element 200.
For example, the display substrate 100 may display a screen on a light emitting side of the display substrate 100. The other side opposite to the light-emitting side is a non-light-emitting side of the display substrate 100. Referring to fig. 2, the optical element 200 is disposed on the non-light-emitting side of the display substrate 100, for example.
It can be understood that the portion of the display substrate 100 opposite to the optical element 200 has a high light transmittance, so that light can penetrate through the portion of the display substrate 100 opposite to the optical element 200, enter the optical element 200, and be collected by the optical element 200, thereby enabling the optical element 200 to work.
The optical element 200 may include, for example, a camera or a fingerprint recognition module.
Take the optical device 200 as a camera as an example.
Under the condition that the camera works, external light can pass through the part, opposite to the optical element 200, of the display substrate 100, and then enters the camera positioned on the non-light-emitting side of the display substrate 100 to be collected by the camera, so that the camera can take a picture. When the camera is not in operation, the entire display substrate 100 can display a screen. That is to say, the display device 1000 provided by the present disclosure can implement both the photographing function and the full-screen display function.
Some embodiments of the present disclosure provide a display substrate 100, referring to fig. 3, having a display region a1 and a non-display region a2 on at least one side of the display region a 1.
For example, the non-display area a2 may be located on one side, two sides, three sides, etc. of the display area a1, or, referring to fig. 3, the non-display area a2 may also surround the display area a 1.
Illustratively, the display area a represents an area of the display substrate 100 that may be used for displaying a screen.
In some examples, referring to fig. 4 to 6, the display substrate 100 includes: a substrate 1.
Illustratively, the substrate 1 has a certain strength, so that the substrate 1 can provide a supporting function for other functional layers (e.g., the pixel circuit layer 2) in the display substrate 100.
For example, referring to fig. 4 to 6, the structure of the substrate 1 may be a single-layer structure, which may simplify the manufacturing process of the display substrate 100 and may reduce the manufacturing cost of the display substrate 100. Alternatively, the structure of the substrate 1 may be a double-layer structure, which may make the substrate 1 have better strength and be beneficial to provide better support for other functional layers (e.g. the pixel circuit layer 2) in the display substrate 100.
The thickness of the substrate 1 may be set according to actual conditions, and it is sufficient that the thickness satisfies a supporting function for other functional layers in the display substrate 100.
In the case where the substrate 1 has a single-layer structure, the thickness of the substrate 1 may be, for example, 10 μm, so that the display substrate 100 can perform a transparent display function while ensuring a supporting function for the display substrate 100.
For example, the substrate 1 may be made of a transparent material or a non-transparent material, and when the substrate 1 is made of a transparent material, the substrate 1 may reduce a shielding effect on light, which is beneficial to enabling the display substrate 100 to realize a transparent display function or a full-screen display function.
In some examples, referring to fig. 4 to 6, the display substrate 100 further includes: and a pixel circuit layer 2.
Illustratively, the pixel circuit layer 2 is disposed on one side of the substrate 1. The circuit structure layer 2 may include a plurality of pixel driving circuits 21.
The structure of the pixel driving circuit 21 may include various structures, which are not limited by the present disclosure. For example, the pixel driving circuit 21 may have a structure of "6T 1C", "7T 1C", "6T 2C", or "7T 2C"; where "T" represents a transistor, the number preceding "T" represents the number of transistors, "C" represents a storage capacitor, and the number preceding "C" represents the number of storage capacitors. The pixel driving circuit 21 is illustrated as one transistor in the drawings of some embodiments of the present disclosure.
Illustratively, the circuit structure layer 2 may further include a plurality of signal lines including, for example, data lines, gate lines, and the like. Each of the pixel drive circuits 21 is electrically connected to a plurality of signal lines to operate by signals transmitted from the plurality of signal lines and generate drive signals. The signals transmitted by the plurality of signal lines include clock signals, high voltage signals, low voltage signals and the like.
In some examples, the display substrate 100 further includes a light emitting device layer 3. The light emitting device layer 3 includes a pixel defining layer 31 and a plurality of light emitting devices 32.
Illustratively, the pixel defining layer 31 is disposed on a side of the pixel circuit layer 2 remote from the substrate 1.
Illustratively, the pixel defining layer 31 has a grid-like top view structure with a plurality of openings. Each light emitting device 32 is located in at least one opening.
Illustratively, referring to fig. 7, the light-emitting device 32 includes an anode 321, a light-emitting layer 322, and a cathode 323, which are sequentially stacked.
For example, the cathode 323 may be provided in a whole layer. It will be appreciated that the cathodes 323 of the plurality of light emitting devices 32 are electrically connected to each other in an integral structure, thereby forming a common cathode.
Illustratively, each light emitting device 32 may be electrically connected to the pixel driving circuit 21 through its anode 321. The pixel driving circuit 21 may transmit a driving signal to the anode 321 of the corresponding light emitting device 32. The cathode 323 may receive a common voltage signal. In the case where the pixel driving circuit 21 transmits a driving signal to the anode 321 and a common voltage signal to the cathode 323, the light emitting layer 322 may emit light under excitation of the driving signal and the common voltage signal, thereby implementing a light emitting function of the light emitting device 32. The plurality of light emitting devices 32 in the light emitting device layer 3 cooperate with each other, so that the display substrate 100 can realize a screen display.
In the related art, during the manufacturing process of the display substrate and the operation process of the pixel driving circuit in the display substrate, the free charges (or movable charges) in the display substrate are transferred to the substrate and accumulated in the substrate. The accumulated charges in the substrate may affect the normal operation of the pixel driving circuit in the pixel circuit layer, which may cause an abnormality in the driving signal generated by the pixel driving circuit, and further cause an abnormality in the light emission of the corresponding light emitting device. For example, referring to fig. 10, a display defect such as a frame-like bright stripe occurs on the display substrate.
Based on this, in some examples, the display substrate 100 further includes: a charge blocking section 4. The pixel circuit layer 2 and the charge barrier 4 are located on the same side of the substrate 1. Wherein the charge blocking part 4 is located in the display region and is in contact with the substrate 1.
In this disclosure, it should be noted that "the charge blocking section 4 is located in the display region" means that the region occupied by the charge blocking section 4 and the display region overlap each other; alternatively, the area occupied by the charge blocking section 4 is smaller than the area of the display region a 1. The charge blocking part 4 is in contact with the substrate 1, which means that the charge blocking part 4 is in direct contact with the surface of the substrate 1 on the side close to the pixel circuit layer 2.
Illustratively, the charge blocking section 4 may absorb or derive charge. Referring to fig. 4 to 8, by disposing the pixel circuit layer 2 and the charge blocking section 4 on the same side of the substrate 1 and bringing the charge blocking section 4 into contact with the substrate 1, in the case where charges are generated and accumulated in the substrate 1, the charge blocking section 4 can absorb or derive the charges in the substrate 1 in contact therewith, making it difficult to accumulate the charges in the substrate 1. This arrangement can reduce adverse effects on the pixel drive circuit 21 in the pixel circuit layer 2 due to the accumulated charges in the substrate 1, and can also improve display defects caused by the display substrate 100, as compared with the related art.
Thus, the display substrate 100 provided in some embodiments of the present disclosure may absorb or derive the charges generated or accumulated in the substrate 1 in contact with the charge blocking portion 4 by disposing the charge blocking portion 4 in the display area a1, disposing the pixel circuit layer 2 and the charge blocking portion 4 on the same side of the substrate 1, and contacting the charge blocking portion 4 with the substrate 1. Therefore, the influence of the charges accumulated in the substrate 1 on the pixel circuit layer 2 can be reduced, the driving signal generated by the pixel driving circuit 21 in the pixel circuit layer 2 is prevented from being abnormal, and the phenomenon of poor display of the display substrate 100 can be improved.
It is understood that the charge blocking part 4 may be disposed in various ways, and the disclosure is not limited thereto.
In some embodiments, referring to fig. 4 and 5, the charge barrier 4 is located between the substrate 1 and the pixel circuit layer 2. The charge blocking section 4 is in contact with a surface of the substrate 1 on a side close to the pixel circuit layer 2.
Illustratively, by disposing the charge blocking portion 4 between the substrate 1 and the pixel circuit layer 2 and contacting the charge blocking portion 4 with the surface of the substrate 1 close to the pixel circuit layer 2, the path of the mobile charges in the display substrate 100 migrating to the substrate 1 can be blocked, and the charges on the surface of the substrate 1 close to the pixel circuit layer 2 can be more easily absorbed or led out by the charge blocking portion 4, so as to further reduce the charge amount accumulated by the substrate 1, further reduce the influence of the charges accumulated by the substrate 1 on the pixel circuit layer 2, and further improve the occurrence of poor display of the display substrate 100.
In addition, according to the scheme of the disclosure, on the basis that the charge blocking portion 4 is arranged on the surface of one side, close to the pixel circuit layer 2, of the substrate 1 to improve the display defects of the display substrate 100, the structures of other film layers are not required to be changed, and further, in the process of manufacturing the display substrate 100 of the disclosure, the mask plates and processes of other film layers are not required to be additionally changed, so that the design of the existing product is slightly influenced by the scheme of the disclosure, and the process is simple to implement.
In some embodiments, the charge blocking part 4 is a planar structure or a mesh structure.
In some examples, the charge blocking part 4 may be a planar structure, that is, the charge blocking part 4 is disposed in a whole layer along a plane where the display substrate 100 is located. With the arrangement, in combination with fig. 4, the contact area of the charge blocking part 4 and the substrate 1 is increased, the blocking area and the blocking effect of the charge blocking part on the substrate and the pixel circuit layer are increased, the charge blocking part 4 can absorb or lead out the charges in the substrate 1 more easily, so that the substrate 1 is difficult to accumulate the charges, the influence of the charges accumulated on the pixel circuit layer 2 by the substrate 1 is reduced, and the condition that the display substrate 100 has poor display is improved.
In other examples, in conjunction with fig. 5 and 9, the charge blocking portion 4 has a mesh structure. The charge blocking part 4 includes a plurality of first blocking bars extending in a first direction and a plurality of second blocking bars extending in a second direction, the first direction and the second direction being mutually crossed, the plurality of first blocking bars and the plurality of second blocking bars being arranged to be mutually crossed. In this case, the amount of material used to form the charge blocking section 4 can be reduced, and the manufacturing cost of the charge blocking section 4 can be saved. Moreover, since the charge blocking portion 4 is of a mesh structure, the charge blocking portion 4 has a weak blocking effect on light passing through the display substrate 100, so that the transmittance of the display substrate 100 to light can be prevented from being affected, and the display substrate 100 can achieve a transparent display function or a photographing function under full-screen display.
Note that, when the structure of the charge blocking section 4 is different, the material of the charge blocking section 4 is also different.
In some examples, the material of the charge blocking part 4 in the planar structure includes amorphous silicon (a-Si).
It should be noted that the arrangement of atoms in crystalline silicon follows the regular distribution of regular tetrahedrons, while the distribution of atoms in amorphous silicon does not completely follow the regular tetrahedrons, i.e. the distribution of atoms in amorphous silicon is basically in the form of regular tetrahedrons, but is distorted, resulting in many defects. Referring to fig. 11, except for a few intact silicon-hydrogen Bonds, most of the amorphous silicon is Dangling Bonds (DB), which can be used to induce, attract and capture mobile charges. That is, in amorphous silicon, most of silicon atoms form covalent bonds with four nearest neighbor silicon atoms, but a part of the silicon atoms do not necessarily form covalent bonds with four nearest neighbor silicon atoms around them, but remain one bond unpaired as a dangling bond, which can trap or release a movable charge. Moreover, after the amorphous silicon captures or releases the movable charges, the influence of the movable charges captured or released by the amorphous silicon on the amorphous silicon is small, namely after the amorphous silicon captures or releases the movable charges, the amorphous silicon can avoid being charged and accumulated.
Therefore, in the case where the material of the charge blocking portion 4 includes amorphous silicon, the charge blocking portion 4 can block the transfer path of the movable charges and absorb the movable charges, effectively reducing the number 1 of the movable charges in the substrate 1.
Illustratively, referring to fig. 4 to 6, the pixel driving circuit 21 includes an active layer 211. Referring to fig. 12a in the related art, during the operation of the pixel driving circuit in the pixel circuit layer, the pixel driving circuit has high-low voltage switching, which generates an electric field between the active layer 211 'of the pixel driving circuit and the substrate 1'. This will cause the movable charges in the display substrate to be transferred to the substrate 1' and gradually accumulated, which will affect the normal operation of the pixel driving circuit, and finally cause the display substrate to have frame-like bright stripes and other display defects.
In the present disclosure, the charge blocking portion 4 having the planar structure may block a path of the movable charges in the display substrate 100 to move toward the substrate 1, and absorb the movable charges in the substrate 1. Compared with the related art, referring to fig. 4 to 6, in the process of operating the pixel driving circuit 21 in the pixel circuit layer 2, even if there is a situation of switching between high voltage and low voltage in the pixel driving circuit 21, in conjunction with fig. 12b, the charge blocking portion 4 can block and absorb the movable charges generated in the process, so that the substrate 1 is difficult to accumulate the charges, the influence of the charges accumulated by the substrate 1 on the pixel driving circuit 21 in the pixel circuit layer 2 is reduced, and the situation of poor display of the display substrate 100 is improved.
Moreover, the amorphous silicon has a certain conductivity and can absorb the movable charges, so that the charge blocking portion 4 in the planar structure can also uniformly distribute and release the movable charges in the substrate 1 in a scene that the pixel circuit layer 2 is not loaded with signals.
It should be noted that, in the case that the material of the charge blocking portion 4 in the planar structure includes amorphous silicon, parasitic capacitance between the amorphous silicon and the conductive material in the pixel circuit layer 2 can also be avoided, so that the influence of the charge blocking portion 4 on the pixel driving circuit 21 in the pixel circuit layer 2 can be avoided, and the influence on the normal operating state of the pixel driving circuit 21 can be avoided.
In other examples, referring to fig. 5, the material of the charge blocking part 4 in the mesh structure includes amorphous silicon or a metal material.
As described above, in the case where the material of the charge blocking section 4 in the mesh structure includes amorphous silicon, the charge blocking section 4 can block a path through which the mobile charges in the display substrate 100 migrate to the substrate 1 and absorb the mobile charges in the substrate 1, so that the substrate 1 is difficult to accumulate the charges, the influence of the charges accumulated in the substrate 1 on the pixel circuit layer 2 is reduced, and the occurrence of poor display in the display substrate 100 is improved.
Similarly, in the case that the material of the charge blocking section 4 in the mesh structure includes a metal material, the charge blocking section 4 has good conductivity, and because the charge blocking section 4 is in contact with the substrate 1, the charge blocking section 4 can lead out the mobile charges accumulated in the substrate 1, so that the charges in the substrate 1 are not easy to accumulate, and therefore, the influence of the charges accumulated in the substrate 1 on the pixel circuit layer 2 can be reduced, and the occurrence of poor display of the display substrate 100 is improved.
Moreover, the metal material has better conductivity, so that the charge blocking part 4 including amorphous silicon or the metal material in the mesh structure can also uniformly distribute and release the movable charges in the substrate 1 in a scene that the pixel circuit layer 2 is not loaded with signals.
Further, the charge blocking portion 4 made of a metal material is arranged in a mesh shape, so that the risk of forming parasitic capacitance between the metal material and a conductive material in the pixel circuit layer 2 can be reduced, the influence of the charge blocking portion 4 on the pixel driving circuit 21 in the pixel circuit layer 2 can be avoided, and the influence on the normal working state of the pixel driving circuit 21 can be avoided.
In some embodiments, referring to fig. 7, the display substrate 100 further includes a first constant voltage signal line 5 at the pixel circuit layer 2. The charge blocking section 4 is coupled to a first constant voltage signal line 5.
In some examples, in conjunction with fig. 3 and 7, the first constant voltage signal line 5 may be located in the display area a1, or a portion of the first constant voltage signal line may be located in the display area a1 and another portion may be located in the non-display area a 2. The first constant voltage signal line 5 is used to supply a first constant voltage, and by coupling the charge blocking section 4 to the first constant voltage signal line 5, the charge blocking section 4 can be kept at a constant voltage, and the charge in the charge blocking section 4 can be led out into the first constant voltage signal line 5. Thus, the charge blocking portion 4 can maintain the function of absorbing or deriving the charges in the substrate 1 for a long time, so that the accumulation of the charges in the substrate 1 is reduced, the influence of the charges accumulated in the substrate 1 on the pixel circuit layer 2 is reduced, and the occurrence of poor display on the display substrate 100 is improved.
Illustratively, the plurality of signal lines in the pixel circuit layer 2 include a first voltage signal line, a portion of which is located in the display area a1 for electrically connecting with the pixel driving circuit 21 and supplying the pixel driving circuit 21 with a first voltage signal having a constant voltage; another portion of the first voltage signal line is positioned in the non-display area a2, and is used for receiving the first voltage signal from the outside of the display substrate 100 and transmitting the first voltage signal to the pixel driving circuit 21. The first constant voltage signal line 5 may include, for example, the first voltage signal line, and the charge blocking section 4 is coupled to the first constant voltage signal line 5 (here, for example, a first power line), so that the charge in the charge blocking section 4 can be led out to the first constant voltage signal line 5, and finally, the accumulation of the charge in the substrate 1 can be reduced, and the occurrence of poor display on the display substrate 100 can be improved.
Illustratively, the plurality of signal lines in the pixel circuit layer 2 include a common voltage signal line, a portion of which may be located in the display area a1 for electrically connecting with the cathode 323 of the light emitting device 32 to supply a common voltage signal having a constant voltage to the cathode 323 of the light emitting device; another portion of the common voltage signal line may be positioned in the non-display area a2 for receiving a common voltage signal from the outside of the display substrate 100 and transmitting the common voltage signal to the cathode electrode of the light emitting device 32. The first constant voltage signal line 5 may include, for example, the common connection line, and by coupling the charge blocking section 4 to the first constant voltage signal line 5 (here, for example, the common connection line), the charges in the charge blocking section 4 may be led out to the first constant voltage signal line 5, and finally, the accumulation of the charges in the substrate 1 may be reduced, thereby improving the occurrence of display defects in the display substrate 100.
For example, referring to fig. 7, the first constant voltage signal line 5 may be located in the pixel circuit layer 2, a via hole penetrating a portion of the pixel circuit layer 2 is formed in the display substrate 100 and a portion of the surface of the charge blocking part 4 is exposed before the first constant voltage signal line 5 is formed, and then a portion of the material of the first constant voltage signal line 5 may be formed in the via hole during the fabrication of the first constant voltage signal line 5, thereby achieving the coupling of the charge blocking part 4 and the first constant voltage signal line 5.
It is understood that the first constant voltage signal line 5 may also be other signal lines besides the first voltage signal line and the common voltage signal line described above, and the first constant voltage signal line 5 may also be located in other film layers of the display substrate 100. The voltage type and magnitude of the first constant voltage signal line 5 may be set according to actual conditions, and the first constant voltage signal line 5 and the charge blocking portion 4 may be coupled to each other.
In some embodiments, referring to fig. 13 and 14, the display substrate 100 further includes at least one electrostatic discharge unit 6 located in the non-display region, and the electrostatic discharge unit 6 is coupled to the charge blocking part 4.
Illustratively, the static electricity discharge unit 6 is used to discharge static electricity. The material of the electrostatic discharge unit 6 includes a conductive material, and may include, for example, a metal.
Illustratively, the number of the electrostatic discharge units 6 may be, for example, one, two, three, etc., and three electrostatic discharge units 6 are shown in fig. 13.
For example, the static electricity discharge unit 6 located in the non-display area may be disposed at the same layer as the charge blocking part 4, or may be disposed at a different layer from the charge blocking part 4.
For example, in the case that the material of the charge blocking portion 4 is a metal material, the electrostatic discharge unit 6 and the charge blocking portion 4 may be disposed in the same layer, so that the manufacturing process of the display substrate 100 may be simplified.
In the embodiments of the present disclosure, the "same layer" refers to a layer structure formed by forming a film layer for forming a specific pattern by using the same film forming process and then performing a composition process once using the same mask plate. Depending on the specific pattern, the single patterning process may include multiple exposure, development or etching processes, and the specific pattern in the formed layer structure may be continuous or discontinuous, and the specific patterns may be at different heights or have different thicknesses.
For example, in the case where the display substrate 100 includes a plurality of electrostatic discharge units 6, each electrostatic discharge unit 6 may be coupled to the charge blocking part 4; it is also possible that a part (e.g., one) of the plurality of electrostatic discharge units 6 is coupled to the charge blocking section 4.
Illustratively, by coupling the electrostatic discharge unit 6 with the charge blocking section 4, after the charges in the substrate 1 are conducted to the charge blocking section 4, the charge blocking section 4 can lead the charges out to the electrostatic discharge unit 6 and discharge the charges. Therefore, by this arrangement, the electric charges accumulated in the substrate 1 can be reduced, the influence of the electric charges accumulated in the substrate 1 on the pixel circuit layer 2 can be reduced, and the occurrence of display defects in the display substrate 100 can be improved.
In some examples, referring to fig. 14, after the electrostatic discharge unit 6 and the charge blocking part 4 are disposed at different layers, the display substrate 100 further includes a first transit layer 7 positioned at the non-display region. The charge blocking portion 4 is coupled to the first interconnection layer 7, and the first interconnection layer 7 is coupled to the electrostatic discharge unit 6.
Exemplarily, referring to fig. 14, the display substrate 100 further includes a first insulating layer 8 and a second insulating layer 9 between the electrostatic discharge unit 6 and the charge blocking part 4. The first transit layer 7 is located on the second insulating layer 9. The material of the first interposer layer 7 is a conductive material, such as a metal.
Illustratively, referring to fig. 14, the first insulating layer 8 is provided with a via hole 81, the via hole 81 penetrates a portion of the first insulating layer 8 and exposes a portion of the surface of the first transit layer 7, and the material of the static discharge unit 6 may fill the via hole 81, thereby coupling the static discharge unit 6 with the first transit layer 7. The second insulating layer 9 is provided with a via 91, the via 91 penetrates a portion of the second insulating layer 9 and exposes a portion of the surface of the charge blocking portion 4, and the material of the first interposer layer 7 may fill the via 91, thereby coupling the first interposer layer 7 with the charge blocking portion 4.
It is understood that in the case of more than two film layers between the electrostatic discharge unit 6 and the charge blocking section 4, the via 81 and/or the via 91 may pass through the plurality of film layers, and thus the materials of the electrostatic discharge unit 6 and the first transit layer 7 may pass through the plurality of film layers, thereby coupling the charge blocking section 4 with the first transit layer 7 and the first transit layer 7 with the electrostatic discharge unit 6.
Since the material of the first interposer layer 7 is a conductive material, and the charge blocking portion 4 is coupled to the first interposer layer 7, the first interposer layer 7 is coupled to the electrostatic discharge unit 6, and thus, after the charge blocking portion 4 absorbs the charge in the substrate 1, the charge can be conducted to the electrostatic discharge unit 6 through the first interposer layer 7 and discharged. This arrangement can reduce the charges accumulated in the substrate 1, reduce the influence of the charges accumulated in the substrate 1 on the pixel circuit layer 2, and improve the occurrence of display defects in the display substrate 100.
In some examples, referring to fig. 4 and 5, the orthographic projection of the active layer 211 on the substrate 1 is within the range of the orthographic projection of the charge blocking section 4 on the substrate 1.
Note that the electrical characteristics of the active layer 211 are greatly affected by the lighting environment, and therefore, in the case where light is emitted from the substrate 1 side to the active layer 211, the light will affect the electrical characteristics of the pixel driving circuit 21.
Under the condition that the material of the charge blocking part 4 is amorphous silicon or a metal material, the charge blocking part 4 has a certain blocking effect on light, and the orthographic projection of the active layer 211 on the substrate 1 is arranged in the orthographic projection range of the charge blocking part 4 on the substrate 1, so that the charge blocking part 4 can block the light emitted to the active layer 211 from one side of the substrate 1 to a certain extent, and the influence of the light emitted to the active layer 211 from one side of the substrate 1 on the basic electrical characteristics of the pixel driving circuit 21 is further reduced.
In some embodiments, referring to fig. 6 and 8, the display substrate 100 further includes a second constant voltage signal line 10 at the pixel circuit layer 2. The charge barrier 4 includes a plurality of conductive strips 41, and the conductive strips 41 extend in a direction perpendicular to the substrate 1 and are located between two adjacent pixel driving circuits 21. One end of the bus bar 41 is in contact with the substrate 1 through at least a part of the pixel circuit layer 2, and the other end of the bus bar 41 is coupled to the second constant voltage signal line 10; or, the conductive strip 41 is grounded.
Illustratively, the second constant voltage signal line 10 may be positioned in the display area a1, or a portion of the second constant voltage signal line may be positioned in the display area a1 and another portion may be positioned in the non-display area a 2. The second constant voltage signal line 10 is for supplying a second constant voltage.
Illustratively, the conductive strips 41 may transport charge. The charge barrier 4 comprises a plurality of conductive strips 41, and therefore, the plurality of conductive strips 41 can enhance the charge transport capability of the charge barrier 4.
By disposing the conductive strips 41 between two adjacent pixel driving circuits 21, the influence of the conductive strips 41 on the wiring of the pixel driving circuits 21 can be reduced, and the influence of the conductive strips 41 on the manufacturing process of the display substrate 100 can be reduced.
In some examples, referring to fig. 6 and 8, the substrate 1 may be coupled to the second constant voltage signal line 10 through the charge blocking section 4 by contacting one end of the conductive strip 41 to the substrate 1 through at least a portion of the pixel circuit layer 2 and coupling the other end of the conductive strip 41 to the second constant voltage signal line 10. Therefore, with the above arrangement, the second constant voltage supplied from the second constant voltage signal line 10 can be conducted to the substrate 1, and the substrate 1 can be kept at the second constant voltage. In the case of movable charges in the substrate 1, the charges in the substrate 1 can be led out to the second constant voltage signal line 10 through the charge blocking part 4, so that the accumulation of the charges in the substrate 1 is reduced, the influence of the charges accumulated in the substrate 1 on the pixel circuit layer 2 is reduced, and the occurrence of poor display of the display substrate 100 is improved.
Illustratively, the plurality of signal lines in the pixel circuit layer 2 include a first voltage signal line, a part of which is located in the display area a1 and is electrically connected to the pixel driving circuit 21 to provide the pixel driving circuit 21 with a first voltage signal having a constant voltage; another portion of the first voltage signal line is positioned in the non-display area a2, and is used for receiving the first voltage signal from the outside of the display substrate 100 and transmitting the first voltage signal to the pixel driving circuit 21. The second constant voltage signal line 10 may include, for example, the first voltage signal line, and the charge blocking section 4 is coupled to the second constant voltage signal line 10 (here, for example, the first power supply line), so that the charge in the charge blocking section 4 can be led out to the second constant voltage signal line 10, and finally, the accumulation of the charge in the substrate 1 can be reduced, and the occurrence of poor display on the display substrate 100 can be improved.
Illustratively, the plurality of signal lines in the pixel circuit layer include a common voltage signal line, a portion of which may be located in the display area a1 for electrically connecting with the cathode 323 of the light emitting device 32 to supply the cathode 323 of the light emitting device with a common voltage signal having a constant voltage; another portion of the common voltage signal line may be positioned at the non-display area a2 for receiving a common voltage signal from the outside of the display substrate 100 and transmitting the common voltage signal to the cathode of the light emitting device 32. The second constant voltage signal line 10 may include, for example, the common connection line, and the charge blocking portion 4 may be coupled to the second constant voltage signal line 10 (here, for example, the common connection line), so that the charges in the charge blocking portion 4 may be led out to the second constant voltage signal line 10, and finally, the accumulation of the charges in the substrate 1 may be reduced, and the display defect of the display substrate 100 may be improved.
It is to be understood that the second constant voltage signal lines 10 may also include other signal lines in addition to the first power supply line and the common connection line described above, and the second constant voltage signal lines 10 may also be located in other film layers of the pixel circuit layer 2. The type and magnitude of the voltage of the second constant voltage signal line 10 can be set according to actual conditions, and it is sufficient that the end of the conductive strip 41 not in contact with the substrate 1 is in contact with the second constant voltage signal line 10.
On the other hand, the conductive bar 41 is directly coupled to the first power line or the common connection line, and the film structure of the display substrate 100 is not added, so that in the process of manufacturing the display substrate 100, the manufacturing process of other films does not need to be changed, and the manufacturing process of the display substrate 100 is not greatly affected.
In other examples, the substrate 1 may be grounded through the charge barrier 4 by grounding the conductive strip 41. Therefore, in the case of movable charges in the substrate 1, the movable charges in the substrate 1 can be discharged through the charge blocking portion 4 to ground, so that the accumulation of charges in the substrate 1 is reduced, the influence of the charges accumulated in the substrate 1 on the pixel circuit layer 2 is reduced, and the occurrence of poor display on the display substrate 100 is improved.
In some embodiments, the charge blocking section 4 is the same material as the second constant voltage signal line 10.
Illustratively, referring to fig. 6 and 8, the pixel circuit layer 2 includes an interlevel dielectric layer 22 on a side adjacent to the substrate 1. The material of the interlayer dielectric layer 22 is an insulating material. The pixel driving circuit 21 includes a source electrode 212 and a drain electrode 213. The second constant voltage signal line 10, the source electrode 212, and the drain electrode 213 are all located on the interlayer dielectric layer 22, and may be located in the same film layer (source-drain metal layer) in the pixel circuit layer 2. In the process of fabricating the charge blocking part 4 and the second constant voltage signal line 10, referring to fig. 6 and 8, a via hole for forming the bus bar 41 may be provided at a position of the second constant voltage signal line 10 in a direction perpendicular to the substrate 1 and extended to the substrate 1, and then the material forming the second constant voltage signal line 10 may be filled into the via hole, and the bus bar 41 and the second constant voltage signal line 10 may be formed in one fabrication process. Therefore, the conductive strip 41 and the second constant voltage signal line 10 are the same layer in the same material, that is, the charge barrier 4 and the second constant voltage signal line 10 are the same layer in the same material.
By forming the charge blocking part 4 and the second constant voltage signal line 10 as the same layer and the same material, the manufacturing process of the charge blocking part 4 can be simplified, and the manufacturing process of the display substrate 100 can be simplified.
Illustratively, the material of the second constant voltage signal line 10 may include, for example, a metallic material, and the material of the charge blocking portion 4 may also include a metallic material.
In other examples, referring to fig. 15, the pixel circuit layer 2 includes an interlayer dielectric layer 22 on a side close to the substrate 1, and a passivation layer 23 on the interlayer dielectric layer 22. The material of the passivation layer 23 is an insulating material. In the process of fabricating the conductive strips 41, the interlayer dielectric layer 22, the second constant voltage signal line 10 and the passivation layer 23 are sequentially formed. Then, the passivation layer 23 is patterned to form a via hole 231 exposing a portion of the surface of the second constant voltage signal line 10 and a via hole penetrating a portion of the pixel circuit layer 2 and extending to a portion of the surface of the substrate 1 exposing the substrate 1, and then the conductive strip 41 is formed, and the material of the conductive strip 41 is simultaneously filled in the via hole to couple the conductive strip 41 to the second constant voltage signal line 10.
In this case, the conductive strip 41 and the second constant voltage signal line 10 are formed through two processes. The conductive strip 41 and the second constant voltage signal line 10 may be the same material, for example, the material of the second constant voltage signal line 10 may include a metallic material, and the material of the charge barrier 4 may also include a metallic material.
Alternatively, the conductive strips 41 and the second constant voltage signal lines 10 may be different in material, and the material of the second constant voltage signal lines 10 includes a metallic material. The material of the charge blocking section 4 includes a transparent conductive material, and for example, the material of the charge blocking section 4 may include indium tin oxide. Because indium tin oxide has good transparency, in the case that the material of the charge blocking portion 4 includes indium tin oxide, the charge blocking portion 4 can reduce the blocking effect on light passing through the display substrate 100, which is beneficial to implementing the transparent display function of the display substrate 100.
In some embodiments, referring to fig. 16, the display substrate 100 further includes a second interposer layer 20. The second transit layer 20 is located between the charge blocking portion 4 and the second constant voltage signal line 10, for example, the second transit layer 20 is located on the interlayer dielectric layer 22. The charge blocking portion 4 is coupled to the second switching layer 20, and the second switching layer 20 is coupled to the second constant voltage signal line 10.
Illustratively, referring to fig. 16, the material of the second interposer layer 20 is a conductive material, and may be a metal material or a transparent conductive material, for example.
For example, the charge blocking portion 4 may be in direct contact with the second transit layer 20, thereby coupling the charge blocking portion 4 and the second transit layer 20.
The charge blocking portion 4 may be coupled to the second constant voltage signal line 10 by coupling the charge blocking portion 4 to the second transit layer 20, and the second transit layer 20 to the second constant voltage signal line 10. In this way, when electric charges are accumulated in the substrate 1, the electric charge blocking section 4 can lead out the electric charges in the substrate 1 to the second constant voltage signal line 10. The accumulation of charges in the substrate 1 can be reduced, the influence of the charges accumulated in the substrate 1 on the pixel circuit layer 2 is reduced, and the occurrence of poor display of the display substrate 100 is improved.
Further, the materials of the charge blocking layer 4 and the second switching layer 20 may be configured to include a transparent conductive material, for example, the materials of the charge blocking layer 4 and the second switching layer 20 include indium tin oxide, which may reduce blocking of light passing through the display substrate 100, and is beneficial to implementing a transparent display function of the display substrate 100.
In some embodiments, the material of the substrate 1 comprises a transparent polyimide.
In the related art, the substrate of the display substrate is made of Polyimide (abbreviated as PI), and has a low transmittance for light passing through the substrate. In order to realize transparent display, fluorine-containing groups can be introduced into the polyimide material, so that a complex structure in the molecule of the polyimide material is destroyed, and the transparent polyimide is obtained. Meanwhile, because the fluorine-containing group is introduced into the polyimide, and fluorine ions in the fluorine-containing group have extremely strong electric absorbability, static electricity generated in the process of manufacturing the transparent polyimide is difficult to be conducted away through the transparent polyimide. Therefore, polyimide and transparent polyimide have different degrees of difficulty in electrostatic discharge. In the case of applying transparent polyimide to a substrate of a display substrate, the transparent polyimide substrate
TABLE 1
Figure BDA0003615177980000161
Referring to table 1 above, after the polyimide substrate and the transparent polyimide substrate were pressed together at 10kV for 30s, the peak voltage applied to the polyimide substrate was 2031.7V, which was smaller than the peak voltage applied to the transparent polyimide substrate, 2536.7V. And after that, the time required for the peak voltage charged to the polyimide substrate to decay to half (i.e., half of 2031.7V) was 61.145s, while the voltage charged to the transparent polyimide substrate after 180s was still 1681.66V.
Further, when the polyimide substrate and the transparent polyimide substrate were rubbed against cotton cloth (at 400 rpm in 60 s), the voltage applied to the polyimide substrate was 1379.6V, and the voltage applied to the transparent polyimide substrate was 1496.6V.
In conclusion, the transparent polyimide substrate has a stronger ability to adsorb and hold electric charges than a polyimide substrate, and is difficult to release by itself after adsorbing electric charges.
In contrast, in the present disclosure, even if the material of the substrate 1 is set to include the transparent polyimide, the charge blocking section 4 can make it difficult for at least a portion of the substrate 1 located in the display region to accumulate charges after the transparent polyimide is charged. This arrangement can reduce the influence of the electric charges accumulated in the substrate 1 on the pixel circuit layer 2, as compared with the related art, and can also improve the occurrence of display defects in the display substrate 100.
Moreover, the transparent polyimide has a high transmittance to light, and the material of the substrate 1 is set to include the transparent polyimide, so that the display substrate 100 can also realize a transparent display function or a photographing function and a fingerprint recognition function under full-screen display.
In some embodiments, referring to fig. 16 and 17, the display substrate 100 further includes: the packaging layer 30, the touch layer 40, the color film layer 50 and the cover plate 60 are sequentially arranged on one side of the light-emitting device layer 3 away from the substrate 1.
Illustratively, the touch layer 40 is used to enable the display substrate 100 to implement a touch function.
Illustratively, the touch layer 40 includes a first touch electrode 41 and a second touch electrode 42. After the user presses the display substrate 100, the sensing signals of the first touch electrode 41 and the second touch electrode 42 are changed, and the position pressed by the user can be identified by detecting the sensing signals, so that the touch function of the display substrate 100 is realized.
For example, the present disclosure does not limit the material of the first touch electrode 41 and the second touch electrode 42, and includes a transparent conductive material, for example. For example, the material of the first touch electrode 41 and the second touch electrode 42 is indium tin oxide, or a Ti/Al/Ti laminated material.
Illustratively, the color film layer 50 is used to make the light emitted from the light emitting device 31 show different colors.
Illustratively, the color film layer 50 includes color photoresist patterns 51 and Black Matrix patterns (BM) 52 for spacing the color photoresist patterns 51.
First, the color photoresist pattern 51 in the embodiment of the present disclosure may be, for example, a red photoresist pattern (R), a green photoresist pattern (G), and a blue photoresist pattern (B), or may also be a yellow photoresist pattern, a magenta photoresist pattern, and a cyan photoresist pattern. By disposing different color photoresist patterns 51, the light emitted from the light emitting device 31 shows corresponding colors after passing through the color photoresist patterns 51.
Second, the material of the black matrix pattern 52 is not limited, and light can be shielded and insulated. As an example, the material of the black matrix pattern 52 may be black resin, black ink, or the like.
Illustratively, the cover plate 60 is made of a transparent material and may be used to protect the display substrate 100. For example, the material of the cover plate 60 includes glass.
The above description is only for the specific embodiments of the present disclosure, but the scope of the present disclosure is not limited thereto, and any person skilled in the art will appreciate that changes or substitutions within the technical scope of the present disclosure should be covered by the scope of the present disclosure. Therefore, the protection scope of the present disclosure shall be subject to the protection scope of the claims.

Claims (15)

1. A display substrate is characterized in that the display substrate is provided with a display area;
the display substrate includes: a substrate, a pixel circuit layer and a charge blocking part; the pixel circuit layer and the charge blocking part are positioned on the same side of the substrate;
wherein the charge blocking part is located in the display region and is in contact with the substrate.
2. The display substrate of claim 1, wherein the charge blocking layer is located between the substrate and a pixel circuit layer;
the charge blocking part is in contact with one side surface of the substrate close to the pixel circuit layer.
3. The display substrate of claim 2, wherein the charge blocking layer is a planar structure or a mesh structure.
4. The display substrate of claim 3,
the charge blocking part is of a planar structure, and the material of the charge blocking part comprises amorphous silicon; or the like, or, alternatively,
the charge blocking part is of a net structure, and the material of the charge blocking part comprises amorphous silicon or a metal material.
5. The display substrate according to claim 2, further comprising a first constant voltage signal line on the pixel circuit layer;
the charge blocking part is coupled to the first constant voltage signal line.
6. The display substrate of claim 2, further comprising a non-display region on at least one side of the display region;
the display substrate further includes at least one electrostatic discharge unit located in the non-display region, the electrostatic discharge unit being coupled to the charge blocking portion.
7. The display substrate of claim 6, further comprising a first transfer layer in the non-display region;
the charge blocking part is coupled with the first transfer layer, and the first transfer layer is coupled with the static electricity discharge unit.
8. The display substrate according to claim 1, wherein the display substrate further comprises a second constant voltage signal line on the pixel circuit layer, the pixel circuit layer comprising a plurality of pixel driving circuits;
the charge blocking part comprises a plurality of conductive strips, the conductive strips extend along the direction vertical to the substrate and are positioned between two adjacent pixel driving circuits;
one end of the bus bar is in contact with the substrate through at least a portion of the pixel circuit layer, and the other end of the bus bar is coupled to the second constant voltage signal line; or the like, or a combination thereof,
the conductive strips are grounded.
9. The display substrate of claim 8, wherein the charge blocking portion and the second constant voltage signal line are of the same layer and material.
10. The display substrate according to claim 8, further comprising a second interposer layer;
the second switching layer is located between the charge blocking part and the second constant voltage signal line;
the other end of the charge blocking part is coupled with the second switching layer, and the second switching layer is coupled with the second constant voltage signal line.
11. The display substrate of claim 8, wherein the material of the charge blocking layer comprises a metallic material or a transparent conductive material.
12. The display substrate according to any one of claims 1 to 11, wherein the substrate comprises a transparent polyimide.
13. The display substrate of claim 12, further comprising:
the light-emitting device layer is arranged on one side, far away from the substrate, of the pixel circuit layer;
the touch layer is arranged on one side, far away from the substrate, of the light-emitting device layer; and a process for the preparation of a coating,
the color film layer is arranged on one side, far away from the substrate, of the touch layer.
14. A display device, characterized in that the display device comprises: a display substrate according to any one of claims 1 to 13.
15. The display device according to claim 14, further comprising: and the optical element is arranged on the non-light-emitting side of the display substrate.
CN202210441923.5A 2022-04-25 2022-04-25 Display substrate and display device Pending CN114784021A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210441923.5A CN114784021A (en) 2022-04-25 2022-04-25 Display substrate and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210441923.5A CN114784021A (en) 2022-04-25 2022-04-25 Display substrate and display device

Publications (1)

Publication Number Publication Date
CN114784021A true CN114784021A (en) 2022-07-22

Family

ID=82433476

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210441923.5A Pending CN114784021A (en) 2022-04-25 2022-04-25 Display substrate and display device

Country Status (1)

Country Link
CN (1) CN114784021A (en)

Similar Documents

Publication Publication Date Title
US11917857B2 (en) Display module and display device
CN108231834B (en) Light emitting display device and method of manufacturing the same
US9798203B2 (en) Semiconductor device and display device
US8319419B2 (en) Organic EL display apparatus
CN101713883B (en) Liquid crystal device, electronic apparatus, and method of manufacturing liquid crystal device
JP5504866B2 (en) Electrophoretic display device, electronic apparatus, and method of manufacturing electro-optical device
JP2004110034A (en) Substrate for display device, liquid crystal display device and method of manufacturing same
US9443885B2 (en) Semiconductor device and display device
US9366933B2 (en) Semiconductor display device comprising an upper and lower insulator arranged in a non-display area
KR102639989B1 (en) Flexible display device
KR20120107269A (en) Liquid crystal display device and method for fabricating the same
CN111785760A (en) Display substrate, preparation method thereof and display device
CN108231833B (en) Light emitting display device and method of manufacturing the same
US10712594B2 (en) Flat display panel and method of manufacturing the same
WO2017022609A1 (en) Display panel
CN113345929A (en) Display substrate, preparation method thereof and display device
JP2009053472A (en) Liquid crystal device and electronic apparatus
US9280025B2 (en) Active matrix substrate and display device
CN113517262A (en) Display panel, manufacturing method thereof and display device
CN111415963B (en) Display panel and preparation method thereof
CN109709731B (en) Array substrate and display device
KR101432891B1 (en) Liquid Crystal Display Device
CN114784021A (en) Display substrate and display device
US20230043343A1 (en) Touch detection device, display device including the same, and method for manufacturing the same
KR100712102B1 (en) Flat panel display and fabricating method of the same

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination