CN114745001B - Analog-to-digital converter, chip, electronic device, and analog-to-digital conversion method - Google Patents
Analog-to-digital converter, chip, electronic device, and analog-to-digital conversion method Download PDFInfo
- Publication number
- CN114745001B CN114745001B CN202210649317.2A CN202210649317A CN114745001B CN 114745001 B CN114745001 B CN 114745001B CN 202210649317 A CN202210649317 A CN 202210649317A CN 114745001 B CN114745001 B CN 114745001B
- Authority
- CN
- China
- Prior art keywords
- switch
- unit
- analog
- digital
- sample
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0602—Continuously compensating for, or preventing, undesired influence of physical parameters of deviations from the desired transfer characteristic
- H03M1/0604—Continuously compensating for, or preventing, undesired influence of physical parameters of deviations from the desired transfer characteristic at one point, i.e. by adjusting a single reference value, e.g. bias or gain error
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
- H03M1/1245—Details of sampling arrangements or methods
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
- H03M1/46—Analogue value compared with reference values sequentially only, e.g. successive approximation type with digital/analogue converter for supplying reference values to converter
- H03M1/466—Analogue value compared with reference values sequentially only, e.g. successive approximation type with digital/analogue converter for supplying reference values to converter using switched capacitors
- H03M1/468—Analogue value compared with reference values sequentially only, e.g. successive approximation type with digital/analogue converter for supplying reference values to converter using switched capacitors in which the input S/H circuit is merged with the feedback DAC array
Abstract
The application provides an analog-to-digital converter, a chip, an electronic device and an analog-to-digital conversion method, wherein the analog-to-digital converter comprises a digital-to-analog conversion module and a first output end and a second output end; the comparison module comprises a first sampling and holding unit, a second sampling and holding unit, a comparison unit and a switch network: the comparison unit comprises a first input end and a second input end; the first sampling and holding unit is connected between the first output end of the digital-to-analog conversion module and the first input end of the comparison unit, and the second sampling and holding unit is connected between the second output end of the digital-to-analog conversion module and the second input end of the comparison unit; the switch network is used for exchanging input signals of the first sample-hold unit and the second sample-hold unit between two adjacent conversion periods. The analog-to-digital converter can improve the precision.
Description
Technical Field
The present application relates to the field of basic electronic circuit technologies, and in particular, to an analog-to-digital converter, a chip, an electronic device, and an analog-to-digital conversion method.
Background
As the number of ADC (Analog Digital converter) precision bits increases, the design difficulty of CMP (Comparator) and DAC (Digital Analog converter) becomes greater. When the number of bits of the DAC is greater than 12, the design difficulty is greatly increased every time 1 bit is increased, for example, the corresponding DAC needs to increase 1 bit precision, and when the applied DAC (usually a capacitive type) increases 1 bit precision, the capacitance exponent used is increased, and a large capacitor needs a larger chip area, increases power consumption, and needs to use a more complex circuit structure, thereby reducing the reliability of the design.
Disclosure of Invention
In view of the above, embodiments of the present application provide an analog-to-digital converter, a chip, an electronic device, and an analog-to-digital conversion method to solve the above technical problems.
According to a first aspect of the present application, there is provided an analog-to-digital converter comprising:
the digital-to-analog conversion module comprises a first output end and a second output end;
the comparison module comprises a first sampling and holding unit, a second sampling and holding unit, a comparison unit and a switch network: the comparison unit comprises a first input end and a second input end;
the first sampling and holding unit is connected between the first output end of the digital-to-analog conversion module and the first input end of the comparison unit, and the second sampling and holding unit is connected between the second output end of the digital-to-analog conversion module and the second input end of the comparison unit;
the switch network is used for exchanging input signals of the first sample-hold unit and the second sample-hold unit between two adjacent conversion periods.
As some embodiments, the comparison module further comprises an amplification unit comprising a first input terminal, a second input terminal, a first output terminal, and a second output terminal;
a first input end of the amplifying unit is connected with a first output end of the digital-to-analog conversion module, and a second input end of the amplifying unit is connected with a second output end of the digital-to-analog conversion module; the first end of the first sampling and holding unit is connected to the first output end of the amplifying unit, and the second end of the first sampling and holding unit is connected to the first input end of the comparing unit; the first end of the second sampling and holding unit is connected to the second output end of the amplifying unit, and the second end of the second sampling and holding unit is connected to the second input end of the comparing unit.
As some embodiments, the switch network is connected between the amplifying unit and the first and second sample-and-hold units, and is used for exchanging input signals of the first and second sample-and-hold units between two adjacent conversion periods.
As some embodiments, a switching network includes:
the first end of the first switch is connected to the first output end of the amplifying unit, and the second end of the first switch is connected to the first sampling and holding unit;
a first end of the second switch is connected to the second output end of the amplifying unit, and a second end of the second switch is connected to the second sampling and holding unit; and
a first end of the third switch is connected to the first output end of the amplifying unit, and a second end of the third switch is connected to the second sample-and-hold unit;
and a first end of the fourth switch is connected to the second output end of the amplifying unit, and a second end of the fourth switch is connected to the first sample-and-hold unit.
As some embodiments, the first switch and the second switch are configured to be turned on in a first switching period, the third switch and the fourth switch are configured to be turned on in a second switching period, and the first switching period and the second switching period are two adjacent switching periods.
As some embodiments, the switch network is connected between the digital-to-analog conversion module and the amplifying unit, and is configured to exchange input signals of the first sample-and-hold unit and the second sample-and-hold unit between two adjacent conversion periods.
As some embodiments, a switching network includes:
a first end of the fifth switch is connected to the first output end of the digital-to-analog conversion module, and a second end of the fifth switch is connected to the first input end of the amplification unit;
a first end of the sixth switch is connected to the second output end of the digital-to-analog conversion module, and a second end of the sixth switch is connected to the second input end of the amplification unit;
a first end of the seventh switch is connected to the first output end of the digital-to-analog conversion module, and a second end of the seventh switch is connected to the second input end of the amplifying unit; and
and a first end of the eighth switch is connected to the second output end of the digital-to-analog conversion module, and a second end of the eighth switch is connected to the first input end of the amplification unit.
As some embodiments, the fifth switch and the sixth switch are configured to be turned on in the first switching period, and the third switch and the fourth switch are configured to be turned on in the second switching period, where the first switching period and the second switching period are two adjacent switching periods.
As some embodiments, the first sample-and-hold unit and the second sample-and-hold unit each comprise at least one capacitance.
As some embodiments, the digital-to-analog conversion module includes any one of a capacitive-top plate sampling digital-to-analog conversion module, a capacitive-bottom plate sampling digital-to-analog conversion module, a resistive digital-to-analog conversion module, and a capacitive-resistive digital-to-analog converter.
As some embodiments, the analog-to-digital converter is any one of a successive approximation device analog-to-digital converter, a pipeline-successive approximation hybrid analog-to-digital converter, an incremental-successive approximation hybrid analog-to-digital converter, and a sigma-delta-successive approximation hybrid analog-to-digital converter.
As some embodiments, the analog-to-digital converter obtains a quantized value of the measured voltage, including:
taking half of the sum of the first quantized value and the second quantized value as a third quantized value; the first quantized value is a quantized value obtained by quantizing the measured voltage in the previous conversion period of the two adjacent conversion periods, and the second quantized value is a quantized value obtained by quantizing the measured voltage in the next conversion period of the two adjacent conversion periods.
According to a second aspect of the present application, there is provided a chip comprising an analog-to-digital converter of any one of the above.
According to a third aspect of the present application, there is provided an electronic apparatus including an apparatus main body and the above chip provided in the apparatus main body.
According to a fourth aspect of the present application, there is provided an analog-to-digital conversion method applied to an analog-to-digital converter, where the analog-to-digital converter includes a digital-to-analog conversion module and a comparison module, and the digital-to-analog conversion module includes a first output end and a second output end; the comparison module comprises a first sampling and holding unit, a second sampling and holding unit, a comparison unit and a switch network: the comparison unit comprises a first input end and a second input end; the first sampling and holding unit is connected between the first output end of the digital-to-analog conversion module and the first input end of the comparison unit, and the second sampling and holding unit is connected between the second output end of the digital-to-analog conversion module and the second input end of the comparison unit; the method comprises the following steps: the input signals of the first sample-and-hold unit and the second sample-and-hold unit are exchanged between two adjacent conversion periods through a switching network.
As some embodiments, the analog-to-digital converter obtains a quantized value of the measured voltage, including:
taking half of the sum of the first quantized value and the second quantized value as a third quantized value; the first quantized value is a quantized value for quantizing the measured voltage in the previous conversion period of the two adjacent conversion periods, and the second quantized value is a quantized value for quantizing the measured voltage in the next conversion period of the two adjacent conversion periods.
As some embodiments, the comparison module further comprises an amplification unit comprising a first input terminal, a second input terminal, a first output terminal, and a second output terminal; a first input end of the amplifying unit is connected with a first output end of the digital-to-analog conversion module, and a second input end of the amplifying unit is connected with a second output end of the digital-to-analog conversion module; the first end of the first sampling and holding unit is connected to the first output end of the amplifying unit, and the second end of the first sampling and holding unit is connected to the first input end of the comparing unit; the first end of the second sampling and holding unit is connected to the second output end of the amplifying unit, and the second end of the second sampling and holding unit is connected to the second input end of the comparing unit; the switch network comprises a first switch, a second switch, a third switch and a fourth switch; the first end of the first switch is connected to the first output end of the amplifying unit, and the second end of the first switch is connected to the first sampling and holding unit; the first end of the second switch is connected to the second output end of the amplifying unit, and the second end of the second switch is connected to the second sampling and holding unit; a first end of the third switch is connected to the first output end of the amplifying unit, and a second end of the third switch is connected to the second sampling and holding unit; the first end of the fourth switch is connected to the second output end of the amplifying unit, and the second end of the fourth switch is connected to the first sampling and holding unit; the two adjacent conversion periods comprise a first conversion period and a second conversion period; exchanging input signals of a first sample-and-hold unit and a second sample-and-hold unit between two adjacent conversion periods through a switching network, comprising:
turning on the first switch and the second switch and turning off the third switch and the fourth switch in a first conversion period; and
and turning on the third switch and the fourth switch and turning off the first switch and the second switch in the second conversion period.
As some embodiments, the comparison module further comprises an amplifying unit comprising a first input, a second input, a first output, and a second output; a first input end of the amplifying unit is connected with a first output end of the digital-to-analog conversion module, and a second input end of the amplifying unit is connected with a second output end of the digital-to-analog conversion module; the first end of the first sampling and holding unit is connected to the first output end of the amplifying unit, and the second end of the first sampling and holding unit is connected to the first input end of the comparing unit; the first end of the second sampling and holding unit is connected to the second output end of the amplifying unit, and the second end of the second sampling and holding unit is connected to the second input end of the comparing unit; the switch network comprises a fifth switch, a sixth switch, a seventh switch and an eighth switch; a first end of the fifth switch is connected to the first output end of the digital-to-analog conversion module, and a second end of the fifth switch is connected to the first input end of the amplifying unit; a first end of the sixth switch is connected to the second output end of the digital-to-analog conversion module, and a second end of the sixth switch is connected to the second input end of the amplifying unit; a first end of the seventh switch is connected to the first output end of the digital-to-analog conversion module, and a second end of the seventh switch is connected to the second input end of the amplifying unit; a first end of the eighth switch is connected to the second output end of the digital-to-analog conversion module, and a second end of the eighth switch is connected to the first input end of the amplifying unit; the two adjacent conversion periods comprise a first conversion period and a second conversion period; exchanging input signals of a first sample-and-hold unit and a second sample-and-hold unit between two adjacent conversion periods through a switching network, comprising:
turning on the fifth switch and the sixth switch and turning off the seventh switch and the eighth switch in the first switching period; and
and turning on the seventh switch and the eighth switch and turning off the fifth switch and the sixth switch in the second conversion period.
According to one or more technical schemes provided in the embodiments of the present application, an analog-to-digital converter converts a measured analog voltage, performs two conversions, obtains a residual error of the first conversion in a first conversion period, and compensates the residual error of the first conversion in a second conversion period by exchanging a first sample-and-hold unit and a second sample-and-hold unit, so as to obtain two conversion values, and obtain a quantization value with higher precision according to the two conversion values.
Drawings
Further details, features and advantages of the present application are disclosed in the following description of exemplary embodiments, which is to be read in connection with the accompanying drawings, in which:
FIG. 1 shows a schematic diagram of an analog-to-digital converter according to an exemplary embodiment of the present application;
FIG. 2 shows a schematic diagram of a conventional self-zeroing comparator;
FIG. 3 shows a schematic diagram of another analog-to-digital converter according to an exemplary embodiment of the present application;
fig. 4 shows a control flow chart for controlling a digital-to-analog converter to perform a first successive approximation according to an exemplary embodiment of the present application.
Detailed Description
Embodiments of the present application will be described in more detail below with reference to the accompanying drawings. While certain embodiments of the present application are shown in the drawings, it should be understood that the present application may be embodied in various forms and should not be construed as limited to the embodiments set forth herein, but rather these embodiments are provided for a more complete and thorough understanding of the present application. It should be understood that the drawings and embodiments of the present application are for illustration purposes only and are not intended to limit the scope of the present application.
It should be understood that the various steps recited in the method embodiments of the present application may be performed in a different order and/or in parallel. Moreover, method embodiments may include additional steps and/or omit performing the illustrated steps. The scope of the present application is not limited in this respect.
The term "including" and variations thereof as used herein is intended to be open-ended, i.e., "including but not limited to". The term "based on" is "based at least in part on". The term "one embodiment" means "at least one embodiment"; the term "another embodiment" means "at least one additional embodiment"; the term "some embodiments" means "at least some embodiments". Relevant definitions for other terms will be given in the following description. It should be noted that the terms "first", "second", and the like in the present application are only used for distinguishing different devices, modules or units, and are not used for limiting the order or interdependence relationship of the functions performed by the devices, modules or units.
It is noted that references to "a", "an", and "the" modifications in this application are intended to be illustrative rather than limiting, and that those skilled in the art will recognize that reference to "one or more" unless the context clearly dictates otherwise.
The names of messages or information exchanged between devices in the embodiments of the present application are for illustrative purposes only, and are not intended to limit the scope of the messages or information.
Fig. 1 shows a schematic diagram of an analog-to-digital converter according to an exemplary embodiment of the present application, which comprises a digital-to-analog conversion module 1 and a comparison module 2. The digital-to-analog conversion module 1 comprises a first output 11 and a second output 12. The comparison module 2 comprises a first sample-and-hold unit 21, a second sample-and-hold unit 22, a comparison unit 23 and a switching network 24. The comparing unit 23 includes a first input 231 and a second input 232. The first sample and hold unit 21 is connected between the first output terminal 11 of the digital-to-analog conversion module 1 and the first input terminal 231 of the comparison unit 23, and the second sample and hold unit 22 is connected between the second output terminal 12 of the digital-to-analog conversion module 1 and the second input terminal 232 of the comparison unit 23. The switching network 24 is used to switch the input signals of the first sample-and-hold unit 21 and the second sample-and-hold unit 22 between two adjacent switching cycles.
In the embodiment of the present application, the Analog-to-Digital Converter may be a SAR ADC (Successive Approximation Analog-to-Digital Converter). The SAR ADC mainly includes a DAC (Digital-to-Analog Converter) and a comparison circuit. Generally, the basic functions of the SAR ADC are compared successively to complete accurate conversion of the measured voltage.
In order to improve the comparison accuracy, the comparator generally has a two-stage structure, in which a preceding stage of the amplifying unit amplifies an input differential signal and a subsequent stage of the amplifying unit compares the amplified differential signal. The differential signal is amplified by using an operational amplifier with two input paths and two output paths. The amplification factor of the operational amplifier for the two paths of signals of the differential signal should be theoretically the same. In practical applications, however, the two amplification factors are biased, and the comparison performed by the comparator in the subsequent stage is also biased. These deviations are commonly referred to collectively as offset voltages. To reduce the offset voltage, a self-zeroing structure is typically employed. Fig. 2 shows a schematic diagram of a conventional self-zeroing comparator. As shown in fig. 2, the former stage structure 1st of the comparator of the self zeroing structure is an amplifying unit, and the latter stage structure 2nd is a comparator. The self-zero-calibration comparator is used for preventing the amplification unit from having deviation in capacitance or resistance value of a capacitor or a resistor (used for determining the amplification factor of the amplification unit), so that the amplification factors of two input signals are different, an offset voltage is introduced, and the offset voltage influences a comparison result. The principle of the self-zero-calibration comparator for adjusting the offset voltage is as follows: and closing the sw1a and the sw1b, inputting the same voltage at two ends of the amplifying unit, closing the sw2a and the sw2b, connecting the polar plates of the Ca and the Cb on the side connected with the comparator with the common-mode voltage, and acquiring the offset voltage by utilizing the Ca and the Cb. When the self-zero comparator is used for comparison, sw1a and sw1b are turned off, and sw2a and sw2b are turned off. The offset voltages stored in Ca and Cb can calibrate the input signals for comparison (Vinp and Vinn).
Although the self-zeroing structure can eliminate the offset voltage, a residual error still exists between a quantized value obtained by conversion of the analog-to-digital converter and a measured signal, in order to reduce the residual error of the analog-to-digital converter, the analog-to-digital converter of the embodiment of the present application may perform conversion twice during the conversion, and after the first conversion is completed in the first conversion period, the residual error of the first conversion is obtained through the first sample-and-hold unit 21 and the second sample-and-hold unit 22.
As some embodiments, half of the sum of the first quantized value and the second quantized value is taken as the third quantized value; the first quantized value is a quantized value obtained by quantizing the measured voltage in the previous conversion period of the two adjacent conversion periods, and the second quantized value is a quantized value obtained by quantizing the measured voltage in the next conversion period of the two adjacent conversion periods.
Specifically, a residual error Vres (0) = Vin-Vdac (0) of the obtained quantization value of the first conversion period. Vin = Vdac (0) + Vres (0), and an input analog voltage (measured voltage) inputted from the outside is Vin. The residual error Vres (0) of the first conversion and the quantized value Vdac (0) obtained in the first conversion period are acquired and stored by the first sample-and-hold unit 21 and the second sample-and-hold unit 22. Vinp and Vinn are signals output to the comparison unit 23. Vinp is output from the first output terminal 11 and Vinn is output from the second output terminal 12. Vinp and Vinn satisfy Vinp-Vinn = Vin-Vdac.
In the second conversion period, the input signals of the first sample-and-hold unit and the second sample-and-hold unit are exchanged via the switching network 24 before conversion to utilize the residual error of the first conversion in reverse. By reversely utilizing the residual error of the first conversion, when each bit of data is obtained by successive approximation at the second conversion, the residual error Vres (0) of the first comparison is reversely superposed, and then successive approximation conversion at the second conversion period is performed to obtain a second quantized value. Since the residual error of the first conversion is reversely utilized, the residual error Vres (1) of the obtained quantization value of the second conversion period satisfies the following formula Vres (1) = Vin- (Vdac (1) -Vres (0)) = Vin + Vres (0) -Vdac (1) =2Vin-Vdac (0) -Vdac (1). Thus, vres (1)/2 = vin- (Vdac (0) + Vdac (1))/2. Wherein Vdac (1) is a quantized value obtained in the second conversion period.
After the second conversion period is finished, the analog-to-digital converter takes the average value of the quantized values of the two conversion periods as the final quantized value, namely the conversion result of Vin is (Vdac (0) + Vdac (1))/2, and the final residual error is Vin- (Vdac (0) + Vdac (1))/2 = Vres (1)/2, which is smaller than Vres (1) of the second conversion period by half. Since the error of the residual error Vres (1) of the obtained quantized value of the second conversion period corresponds to the voltage corresponding to the lowest bit of the ADC at the maximum, the value of Vres (1)/2 is less than or equal to half of the analog voltage corresponding to the lowest bit of the quantized value of the digital-to-analog converter. One-bit conversion accuracy is improved equivalent to adopting (Vdac (0) + Vdac (1))/2 as the quantized value of Vin.
In practical applications, as shown in fig. 1, the switch network 24 may include a switch sw3a, a switch sw3b, a switch sw4a, and a switch sw4b, in a first conversion period, the switch sw3a and the switch sw3b are turned on, the switch sw4a and the switch sw4b are turned off, a quantized value of a first conversion is obtained through successive approximation, and after the first conversion period, a residual error of the first conversion is obtained through the first sample-and-hold unit 21 and the second sample-and-hold unit 22; in the second conversion period, the switch sw3a and the switch sw3b are turned off, the switch sw4a and the switch sw4b are turned on, and at this time, input signals of the first sample-and-hold unit 21 and the second sample-and-hold unit 22 are exchanged, and after a quantized value of the second conversion is obtained, the quantized value of the first conversion and the quantized value of the second conversion are integrated to obtain a quantized value with higher precision.
As some embodiments, the comparing module 2 further comprises an amplifying unit comprising a first input terminal, a second input terminal, a first output terminal and a second output terminal; a first input end of the amplifying unit is connected to a first output end 11 of the digital-to-analog conversion module 1, and a second input end of the amplifying unit is connected to a second output end 12 of the digital-to-analog conversion module 1; a first end of the first sample-and-hold unit 21 is connected to the first output end of the amplifying unit, and a second end of the first sample-and-hold unit 21 is connected to the first input end 231 of the comparing unit 23; a first terminal of the second sample and hold unit 22 is connected to the second output terminal of the amplifying unit, and a second terminal of the second sample and hold unit 22 is connected to the second input terminal 232 of the comparing unit 23.
The amplifying unit of the embodiment of the application can amplify the input signal to improve the comparison precision and further improve the precision of analog-to-digital conversion.
The analog-to-digital converter converts the measured analog voltage, performs two conversions to obtain a residual error of the first conversion, and exchanges input signals of the first sample-and-hold unit 21 and the second sample-and-hold unit 22 during the second conversion to compensate by using the residual error of the first conversion to obtain two conversion values, and then obtains a quantization value with higher precision according to the two conversion values.
As some embodiments, the first sample-and-hold unit 21 and the second sample-and-hold unit 22 each comprise at least one capacitance.
Specifically, the first sample-and-hold unit 21 and the second sample-and-hold unit 22 may be a capacitor or a capacitor array composed of a plurality of capacitors (a plurality of capacitors connected in series, in parallel, or in series-parallel).
In practice, the switch network 242 in the present application can be located at various positions:
(1) Position one
As some embodiments, as shown in fig. 1, the switch network 24 is connected between the amplifying unit and the first and second sample-and- hold units 21 and 22, and is used for exchanging input signals of the first and second sample-and- hold units 21 and 22 between two adjacent conversion periods.
As some embodiments, the switch network 24 includes a first switch, a second switch, a third switch and a fourth switch, a first end of the first switch is connected to the first output end of the amplifying unit, and a second end of the first switch is connected to the first sample-and-hold unit 21; a first end of the second switch is connected to the second output end of the amplifying unit, and a second end of the second switch is connected to the second sample-and-hold unit 22; a first end of the third switch is connected to the first output end of the amplifying unit, and a second end of the third switch is connected to the second sample-and-hold unit 22; a first terminal of the fourth switch is connected to the second output terminal 12 of the amplifying unit and a second terminal of the fourth switch is connected to the first sample-and-hold unit 21.
Specifically, the first switch may be the switch sw3a, the second switch may be the switch sw3b, the third switch may be the switch sw4a, and the fourth switch may be the switch sw4b in fig. 1.
As some embodiments, the first switch and the second switch are configured to be turned on in a first switching period, the third switch and the fourth switch are configured to be turned on in a second switching period, and the first switching period and the second switching period are two adjacent switching periods.
In practical application, the third switch and the fourth switch may be turned on in the first conversion period, and the first switch and the second switch may be turned on in the second conversion period.
By switching the first switch, the second switch, the third switch and the fourth switch between two conversion periods through the switch network 11, the input signals of the first sample-and-hold unit 21 and the second sample-and-hold unit 22 are exchanged between the two conversion periods, and then in the second conversion process, the residual error of the first conversion stored in the first sample-and-hold unit 21 and the second sample-and-hold unit 22 is used for compensation.
(2) Position two
Fig. 3 shows, as some embodiments, a schematic diagram of another analog-to-digital converter according to an exemplary embodiment of the present application, and as shown in fig. 3, a switch network 24 is connected between the digital-to-analog conversion module 1 and the amplification unit, and is used for exchanging input signals of the first sample-and-hold unit 21 and the second sample-and-hold unit 22 between two adjacent conversion periods.
As some embodiments, the switching network 24 includes a fifth switch, a sixth switch, a seventh switch, and an eighth switch. A first end of the fifth switch is connected to the first output end 11 of the digital-to-analog conversion module 1, and a second end of the fifth switch is connected to the first input end of the amplifying unit; a first end of the sixth switch is connected to the second output end 12 of the digital-to-analog conversion module 1, and a second end of the sixth switch is connected to the second input end of the comparing unit 23; a first end of the seventh switch is connected to the first output end 11 of the digital-to-analog conversion module 1, and a second end of the seventh switch is connected to the second input end of the amplifying unit; a first end of the eighth switch is connected to the second output end 12 of the digital-to-analog conversion module 1, and a second end of the eighth switch is connected to the first input end of the comparing unit 23.
As some embodiments, the fifth switch and the sixth switch are configured to conduct during a first switching period, the seventh switch and the eighth switch are configured to conduct during a second switching period, and the first switching period and the second switching period are two adjacent switching periods.
Specifically, the fifth switch may be the switch sw3a, the sixth switch may be the switch sw4b, the seventh switch may be the switch sw3b, and the eighth switch may be the switch sw4a in fig. 3.
As an embodiment, the analog-to-digital converter further includes a ninth switch, a tenth switch, an eleventh switch, and a twelfth switch; a first input end of the amplifying unit receives a common-mode voltage Vcm through a ninth switch; the second input terminal of the amplifying unit also receives a common mode voltage Vcm through a tenth switch. The first input of the comparing unit 23 further receives the common mode voltage Vcm through an eleventh switch, and the second input of the comparing unit 23 receives the common mode voltage Vcm through a twelfth switch.
Specifically, as shown in fig. 1, the ninth switch may be a switch sw1a, the tenth switch may be a switch sw1b, the eleventh switch may be a switch sw2a, and the twelfth switch may be a switch sw2b. The switches sw1a and sw1b can be reset. When sw2a and sw2b are closed, the first sample-and-hold unit 21 and the second sample-and-hold unit 22 may be used to sample the offset error of the comparison module 23. If the offset voltage is sampled, the same signal needs to be input to the first input terminal 231 and the second input terminal 232 of the amplifying unit, and at this time, the switch sw1a and the switch sw2a can be controlled to be closed, so that both the first input terminal 231 and the second input terminal 232 of the amplifying unit are connected to the common-mode voltage Vcm.
By obtaining the offset voltage of the comparing module 23 before the first conversion, the accuracy of the first quantized value obtained by the first conversion can be improved, and the accuracy of the final quantized value obtained by using the first quantized value and the second quantized value can be further improved.
Optionally, in this embodiment, during the first conversion period and the second conversion period, the digital-to-analog conversion module 1 may sample the input signal only once, that is, the digital-to-analog conversion module 1 samples only during the first conversion period. Alternatively, the analog-to-digital converter may also perform conversion in an oversampling manner, for example, during the first conversion period and the second conversion period, the digital-to-analog conversion module 1 performs two times of sampling on the input signal, that is, the digital-to-analog conversion module 1 performs one time of sampling in the first conversion period and performs one more time of sampling in the second conversion period.
As some embodiments, the digital-to-analog conversion module 1 includes any one of a capacitive-top plate sampling digital-to-analog conversion module, a capacitive-bottom plate sampling digital-to-analog conversion module, a resistive digital-to-analog conversion module, and a capacitive-resistive digital-to-analog converter.
As some embodiments, the analog-to-digital converter is any one of a successive approximation type analog-to-digital converter, a pipeline-successive approximation mixed structure analog-to-digital converter, an incremental-successive approximation mixed structure analog-to-digital converter, and a sigma-delta-successive approximation mixed structure analog-to-digital converter.
According to a second aspect of the present application, there is provided a chip comprising an analog-to-digital converter of any of the above.
According to a third aspect of the present application, there is provided an electronic apparatus including an apparatus main body and the above chip provided in the apparatus main body.
The application provides an analog-to-digital conversion method, which is applied to an analog-to-digital converter, wherein the analog-to-digital converter comprises a digital-to-analog conversion module and a comparison module, and the digital-to-analog conversion module comprises a first output end and a second output end; the comparison module comprises a first sampling and holding unit, a second sampling and holding unit, a comparison unit and a switch network: the comparison unit comprises a first input end and a second input end; the first sampling and holding unit is connected between the first output end of the digital-to-analog conversion module and the first input end of the comparison unit, and the second sampling and holding unit is connected between the second output end of the digital-to-analog conversion module and the second input end of the comparison unit; the analog-to-digital conversion method comprises the following steps: the input signals of the first sample-and-hold unit and the second sample-and-hold unit are exchanged between two adjacent conversion periods through a switching network.
As some embodiments, half of the sum of the first quantized value and the second quantized value is taken as the third quantized value; the first quantized value is a quantized value obtained by quantizing the measured voltage in the previous conversion period of the two adjacent conversion periods, and the second quantized value is a quantized value obtained by quantizing the measured voltage in the next conversion period of the two adjacent conversion periods.
As some embodiments, the comparison module further comprises an amplification unit comprising a first input terminal, a second input terminal, a first output terminal, and a second output terminal; the first input end of the amplifying unit is connected to the first output end of the digital-to-analog conversion module, and the second input end of the amplifying unit is connected to the second output end of the digital-to-analog conversion module; the first end of the first sampling and holding unit is connected to the first output end of the amplifying unit, and the second end of the first sampling and holding unit is connected to the first input end of the comparing unit; the first end of the second sampling and holding unit is connected to the second output end of the amplifying unit, and the second end of the second sampling and holding unit is connected to the second input end of the comparing unit; the switch network comprises a first switch, a second switch, a third switch and a fourth switch; the first end of the first switch is connected to the first output end of the amplifying unit, and the second end of the first switch is connected to the first sampling and holding unit; the first end of the second switch is connected to the second output end of the amplifying unit, and the second end of the second switch is connected to the second sampling and holding unit; a first end of the third switch is connected to the first output end of the amplifying unit, and a second end of the third switch is connected to the second sampling and holding unit; the first end of the fourth switch is connected to the second output end of the amplifying unit, and the second end of the fourth switch is connected to the first sampling and holding unit; the two adjacent conversion periods comprise a first conversion period and a second conversion period; exchanging input signals of a first sample-and-hold unit and a second sample-and-hold unit between two adjacent conversion periods through a switching network, comprising:
turning on the first switch and the second switch and turning off the third switch and the fourth switch in a first conversion period; and
and turning on the third switch and the fourth switch and turning off the first switch and the second switch in the second conversion period.
As some embodiments, the comparison module further comprises an amplification unit comprising a first input terminal, a second input terminal, a first output terminal, and a second output terminal; the first input end of the amplifying unit is connected to the first output end of the digital-to-analog conversion module, and the second input end of the amplifying unit is connected to the second output end of the digital-to-analog conversion module; the first end of the first sampling and holding unit is connected to the first output end of the amplifying unit, and the second end of the first sampling and holding unit is connected to the first input end of the comparing unit; the first end of the second sampling and holding unit is connected to the second output end of the amplifying unit, and the second end of the second sampling and holding unit is connected to the second input end of the comparing unit; the switch network comprises a fifth switch, a sixth switch, a seventh switch and an eighth switch; a first end of the fifth switch is connected to the first output end of the digital-to-analog conversion module, and a second end of the fifth switch is connected to the first input end of the amplifying unit; a first end of the sixth switch is connected to the second output end of the digital-to-analog conversion module, and a second end of the sixth switch is connected to the second input end of the amplifying unit; a first end of the seventh switch is connected to the first output end of the digital-to-analog conversion module, and a second end of the seventh switch is connected to the second input end of the amplifying unit; the first end of the eighth switch is connected to the second output end of the digital-to-analog conversion module, and the second end of the eighth switch is connected to the first input end of the amplifying unit; the two adjacent conversion periods comprise a first conversion period and a second conversion period. Exchanging input signals of the first sample-and-hold unit and the second sample-and-hold unit between two adjacent conversion periods through a switch network, including turning on a fifth switch and a sixth switch and turning off a seventh switch and an eighth switch in the first conversion period; and turning on the seventh switch and the eighth switch and turning off the fifth switch and the sixth switch in the second conversion period.
Fig. 4 shows a control flowchart for controlling the digital-to-analog converter to perform the first successive approximation according to an exemplary embodiment of the present application, wherein during the step S401 of closing the switch, the digital-to-analog converter may sample the first input voltage, and the first sample-and-hold unit 4 and the second sample-and-hold unit 5 may obtain the offset voltage. Step S402 is to prepare for successive approximation, configure the voltage value Vdac initially output by the successive approximation digital-to-analog converter, and the current determination bit i is the highest bit n-1 of the analog-to-digital converter. Steps S403-S408 function as a successive approximation loop, each time judging a bit of data, and updating the Vdac output value according to the data (i.e. changing the control signal controlling the DAC), and decreasing the current judgment bit by 1 bit until all bits are determined. Step S409 takes the last control signal as the first quantized value.
The second successive approximation has substantially the same flow as the first successive approximation. And between the second successive approximation and the first successive approximation, the method further comprises the step of acquiring the residual voltage of the first quantized value. Namely sw2a/b is closed (corresponding to the eleventh switch and the twelfth switch), and then sw2a/b is opened. The second successive approximation can be ended to obtain a second quantized value. As described above, the third quantized value with higher precision may be half the sum of the first quantized value and the second quantized value.
In particular, for the case where the first input voltage is a single-ended signal, the formulas in step S402 and step S403 in fig. 4 are respectively, where Vdac =0 in step S402 and Vinp-Vinn > Vdac in step S403 if the first input voltage is a differential signal.
Particularly, if the mode of sampling the input voltage by the analog-to-digital converter is oversampling, a step of sampling another measured voltage is further included between the successive approximations.
As some embodiments, the method further includes, after the first sample-and-hold unit and the second sample-and-hold unit acquire and store the residual error corresponding to the first quantized value, adjusting a control signal for controlling the digital-to-analog converter according to a comparison result of the voltage comparison circuit, and completing a second successive approximation of the first input voltage, before obtaining a second quantized value of the first input voltage, controlling the comparison module; and controlling the digital-to-analog converter to sample the input signal to obtain a second input voltage.
The above detailed description is provided for the analog-to-digital converter, the chip, the electronic device and the analog-to-digital conversion method, and specific examples are applied herein to explain the principles and embodiments of the present application, and the descriptions of the above embodiments are only used to help understand the apparatus and method of the present application and the core ideas thereof; meanwhile, for a person skilled in the art, according to the idea of the present application, there may be variations in the specific embodiments and the application scope, and in summary, the content of the present specification should not be construed as a limitation to the present application.
Claims (18)
1. An analog-to-digital converter, comprising:
the digital-to-analog conversion module comprises a first output end and a second output end;
a comparison module comprising a first sample-and-hold unit, a second sample-and-hold unit, a comparison unit, and a switching network: the comparison unit comprises a first input end and a second input end;
the first sampling and holding unit is connected between the first output end of the digital-to-analog conversion module and the first input end of the comparison module, and the second sampling and holding unit is connected between the second output end of the digital-to-analog conversion module and the second input end of the comparison module;
the switch network is used for exchanging input signals of the first sample-hold unit and the second sample-hold unit between two adjacent conversion periods.
2. The analog-to-digital converter according to claim 1, wherein the comparison module further comprises an amplification unit comprising a first input terminal, a second input terminal, a first output terminal and a second output terminal;
a first input end of the amplifying unit is connected to a first output end of the digital-to-analog conversion module, and a second input end of the amplifying unit is connected to a second output end of the digital-to-analog conversion module; the first end of the first sampling and holding unit is connected to the first output end of the amplifying unit, and the second end of the first sampling and holding unit is connected to the first input end of the comparing unit; and the first end of the second sampling and holding unit is connected to the second output end of the amplifying unit, and the second end of the second sampling and holding unit is connected to the second input end of the comparing unit.
3. The analog-to-digital converter according to claim 2, characterized in that the switch network is connected between the amplifying unit and the first and second sample-and-hold units and is configured to exchange the input signals of the first and second sample-and-hold units between two adjacent conversion periods.
4. The analog-to-digital converter according to claim 3, characterized in that the switching network comprises:
a first switch, a first end of which is connected to the first output end of the amplifying unit, and a second end of which is connected to the first sample-and-hold unit;
a second switch, a first end of which is connected to the second output end of the amplifying unit, and a second end of which is connected to the second sample-and-hold unit; and
a first end of the third switch is connected to the first output end of the amplifying unit, and a second end of the third switch is connected to the second sample-and-hold unit;
and a first end of the fourth switch is connected to the second output end of the amplifying unit, and a second end of the fourth switch is connected to the first sample-and-hold unit.
5. The analog-to-digital converter according to claim 4, wherein the first switch and the second switch are adapted to be turned on in a first conversion period, the third switch and the fourth switch are adapted to be turned on in a second conversion period, and the first conversion period and the second conversion period are two adjacent conversion periods.
6. The analog-to-digital converter according to claim 2, characterized in that the switch network is connected between the digital-to-analog conversion module and the amplification unit and is used for exchanging the input signals of the first sample-and-hold unit and the second sample-and-hold unit between two adjacent conversion periods.
7. The analog-to-digital converter according to claim 6, characterized in that the switching network comprises:
a first end of the fifth switch is connected to the first output end of the digital-to-analog conversion module, and a second end of the fifth switch is connected to the first input end of the amplifying unit;
a first end of the sixth switch is connected to the second output end of the digital-to-analog conversion module, and a second end of the sixth switch is connected to the second input end of the amplifying unit;
a first end of the seventh switch is connected to the first output end of the digital-to-analog conversion module, and a second end of the seventh switch is connected to the second input end of the amplifying unit; and
and a first end of the eighth switch is connected to the second output end of the digital-to-analog conversion module, and a second end of the eighth switch is connected to the first input end of the amplifying unit.
8. The analog-to-digital converter according to claim 7, wherein the fifth switch and the sixth switch are configured to conduct in a first conversion period, the seventh switch and the eighth switch are configured to conduct in a second conversion period, and the first conversion period and the second conversion period are two adjacent conversion periods.
9. The analog-to-digital converter according to any of claims 1 to 8, characterized in that the first sample-and-hold unit and the second sample-and-hold unit each comprise at least one capacitance.
10. The analog-to-digital converter according to any one of claims 1 to 8, wherein the digital-to-analog conversion module comprises any one of a capacitive-top plate sampling digital-to-analog conversion module, a capacitive-bottom plate sampling digital-to-analog conversion module, a resistive digital-to-analog conversion module, and a capacitive-resistive digital-to-analog converter.
11. The analog-to-digital converter according to any of claims 1 to 8, wherein the analog-to-digital converter is any of a successive approximation converter, a pipeline-successive approximation hybrid architecture analog-to-digital converter, an incremental-successive approximation hybrid architecture analog-to-digital converter, a sigma-delta-successive approximation hybrid architecture analog-to-digital converter.
12. The analog-to-digital converter according to claim 1, wherein the analog-to-digital converter obtains a quantized value of the measured voltage, comprising:
taking half of the sum of the first quantized value and the second quantized value as a third quantized value; the first quantized value is a quantized value used for quantizing the measured voltage in the previous conversion period of the two adjacent conversion periods, and the second quantized value is a quantized value used for quantizing the measured voltage in the next conversion period of the two adjacent conversion periods.
13. A chip comprising an analog-to-digital converter according to any of claims 1 to 12.
14. An electronic device comprising a device body and the chip of claim 13 provided on the device body.
15. The analog-digital conversion method is characterized by being applied to an analog-digital converter, wherein the analog-digital converter comprises a digital-analog conversion module and a comparison module, and the digital-analog conversion module comprises a first output end and a second output end; the comparison module comprises a first sampling and holding unit, a second sampling and holding unit, a comparison unit and a switch network: the comparison unit comprises a first input end and a second input end; the first sampling and holding unit is connected between the first output end of the digital-to-analog conversion module and the first input end of the comparison unit, and the second sampling and holding unit is connected between the second output end of the digital-to-analog conversion module and the second input end of the comparison unit; the method comprises the following steps: and exchanging input signals of the first sample-and-hold unit and the second sample-and-hold unit between two adjacent conversion periods through the switch network.
16. The analog-to-digital conversion method according to claim 15, wherein the analog-to-digital converter acquires a quantized value of the measured voltage, comprising:
taking half of the sum of the first quantized value and the second quantized value as a third quantized value; the first quantized value is a quantized value for quantizing the measured voltage in the previous conversion period of the two adjacent conversion periods, and the second quantized value is a quantized value for quantizing the measured voltage in the next conversion period of the two adjacent conversion periods.
17. The analog-to-digital conversion method according to claim 15, wherein the comparison module further comprises an amplification unit comprising a first input terminal, a second input terminal, a first output terminal and a second output terminal; a first input end of the amplifying unit is connected to a first output end of the digital-to-analog conversion module, and a second input end of the amplifying unit is connected to a second output end of the digital-to-analog conversion module; the first end of the first sampling and holding unit is connected to the first output end of the amplifying unit, and the second end of the first sampling and holding unit is connected to the first input end of the comparing unit; a first end of the second sample-and-hold unit is connected to the second output end of the amplifying unit, and a second end of the second sample-and-hold unit is connected to the second input end of the comparing unit; the switch network comprises a first switch, a second switch, a third switch and a fourth switch; a first end of the first switch is connected to a first output end of the amplifying unit, and a second end of the first switch is connected to the first sample-and-hold unit; a first end of the second switch is connected to the second output end of the amplifying unit, and a second end of the second switch is connected to the second sample-and-hold unit; a first end of the third switch is connected to the first output end of the amplifying unit, and a second end of the third switch is connected to the second sample-and-hold unit; a first end of the fourth switch is connected to the second output end of the amplifying unit, and a second end of the fourth switch is connected to the first sample-and-hold unit; the two adjacent conversion periods comprise a first conversion period and a second conversion period; the switching of the input signals of the first sample-and-hold unit and the second sample-and-hold unit between two adjacent switching cycles through the switching network comprises:
turning on the first switch and the second switch and turning off the third switch and the fourth switch in a first switching period; and
and turning on the third switch and the fourth switch and turning off the first switch and the second switch in a second conversion period.
18. The method of claim 15, wherein the comparison module further comprises an amplification unit comprising a first input, a second input, a first output, and a second output; a first input end of the amplifying unit is connected to a first output end of the digital-to-analog conversion module, and a second input end of the amplifying unit is connected to a second output end of the digital-to-analog conversion module; the first end of the first sampling and holding unit is connected to the first output end of the amplifying unit, and the second end of the first sampling and holding unit is connected to the first input end of the comparing unit; a first end of the second sample-and-hold unit is connected to the second output end of the amplifying unit, and a second end of the second sample-and-hold unit is connected to the second input end of the comparing unit; the switch network comprises a fifth switch, a sixth switch, a seventh switch and an eighth switch; a first end of the fifth switch is connected to the first output end of the digital-to-analog conversion module, and a second end of the fifth switch is connected to the first input end of the amplifying unit; a first end of the sixth switch is connected to the second output end of the digital-to-analog conversion module, and a second end of the sixth switch is connected to the second input end of the comparison unit; a first end of the seventh switch is connected to the first output end of the digital-to-analog conversion module, and a second end of the seventh switch is connected to the second input end of the amplifying unit; a first end of the eighth switch is connected to the second output end of the digital-to-analog conversion module, and a second end of the eighth switch is connected to the first input end of the comparison unit; the two adjacent conversion periods comprise a first conversion period and a second conversion period; the switching of the input signals of the first sample-and-hold unit and the second sample-and-hold unit between two adjacent switching cycles through the switching network comprises:
turning on the fifth switch and the sixth switch and turning off the seventh switch and the eighth switch in a first switching period; and
and turning on the seventh switch and the eighth switch and turning off the fifth switch and the sixth switch in a second conversion period.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210649317.2A CN114745001B (en) | 2022-06-10 | 2022-06-10 | Analog-to-digital converter, chip, electronic device, and analog-to-digital conversion method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210649317.2A CN114745001B (en) | 2022-06-10 | 2022-06-10 | Analog-to-digital converter, chip, electronic device, and analog-to-digital conversion method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114745001A CN114745001A (en) | 2022-07-12 |
| CN114745001B true CN114745001B (en) | 2023-04-07 |
Family
ID=82287792
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210649317.2A Active CN114745001B (en) | 2022-06-10 | 2022-06-10 | Analog-to-digital converter, chip, electronic device, and analog-to-digital conversion method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114745001B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106253900A (en) * | 2016-08-11 | 2016-12-21 | 中颖电子股份有限公司 | Gradually-appoximant analog-digital converter |
| CN107017884A (en) * | 2015-10-26 | 2017-08-04 | 亚德诺半导体集团 | The low-noise accurate input phase of analog-digital converter |
| CN108880543A (en) * | 2017-05-10 | 2018-11-23 | 深圳清华大学研究院 | Production line analog-digital converter and its amplifier adaptive configuration circuit and method |
| WO2021121820A1 (en) * | 2019-12-16 | 2021-06-24 | Ams International Ag | Neural amplifier, neural network and sensor device |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7009549B1 (en) * | 2004-12-30 | 2006-03-07 | Texas Instruments Incorporated | Switched-capacitor circuit with scaled reference voltage |
| US7292095B2 (en) * | 2006-01-26 | 2007-11-06 | Texas Instruments Incorporated | Notch filter for ripple reduction in chopper stabilized amplifiers |
| US8471744B1 (en) * | 2011-12-01 | 2013-06-25 | Hong Kong Applied Science & Technology Research Institute Company, Ltd. | Reduced residual offset sigma delta analog-to-digital converter (ADC) with chopper timing at end of integrating phase before trailing edge |
| EP2966780A1 (en) * | 2014-07-07 | 2016-01-13 | STMicroelectronics International N.V. | Analog-to-digital converter offset cancellation |
| US10205462B2 (en) * | 2014-12-17 | 2019-02-12 | Analog Devices, Inc. | SAR ADCs with dedicated reference capacitor for each bit capacitor |
| JP6703814B2 (en) * | 2015-08-28 | 2020-06-03 | ルネサスエレクトロニクス株式会社 | AD converter and AD converter |
| US10177779B2 (en) * | 2016-12-23 | 2019-01-08 | Avnera Corporation | Chopper stabilized comparator for successive approximation register analog to digital converter |
| US11177821B1 (en) * | 2020-08-11 | 2021-11-16 | Analog Devices, Inc. | Analog-to-digital converter with auto-zeroing residue amplification circuit |
-
2022
- 2022-06-10 CN CN202210649317.2A patent/CN114745001B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107017884A (en) * | 2015-10-26 | 2017-08-04 | 亚德诺半导体集团 | The low-noise accurate input phase of analog-digital converter |
| CN106253900A (en) * | 2016-08-11 | 2016-12-21 | 中颖电子股份有限公司 | Gradually-appoximant analog-digital converter |
| CN108880543A (en) * | 2017-05-10 | 2018-11-23 | 深圳清华大学研究院 | Production line analog-digital converter and its amplifier adaptive configuration circuit and method |
| WO2021121820A1 (en) * | 2019-12-16 | 2021-06-24 | Ams International Ag | Neural amplifier, neural network and sensor device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114745001A (en) | 2022-07-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7515086B2 (en) | Pipelined analog-to-digital converter and method of analog-to-digital conversion | |
| CN109120268B (en) | Dynamic comparator offset voltage calibration method | |
| US7796077B2 (en) | High speed high resolution ADC using successive approximation technique | |
| CN112202448B (en) | Successive approximation type analog-to-digital converter, calibration method thereof and electronic equipment | |
| US20090189796A1 (en) | Pipelined analog-to-digital converter with calibration of capacitor mismatch and finite gain error | |
| US7486218B2 (en) | Cyclic analog-to-digital converter | |
| CN110504971B (en) | Analog-to-digital converter based on storage capacitor | |
| CN110012677B (en) | Capacitive successive approximation analog-to-digital converter | |
| US8018361B2 (en) | Area-efficient analog-to-digital converter | |
| CN111446964B (en) | Novel fourteen-bit pipeline-successive approximation type analog-to-digital converter | |
| US20230198535A1 (en) | Calibration method of capacitor array type successive approximation register analog-to-digital converter | |
| CN110719104B (en) | Common mode rejection in storage capacitor analog-to-digital converter | |
| CN111669178B (en) | High-precision successive approximation type analog-to-digital converter and linearity calibration method thereof | |
| CN112653463B (en) | Analog domain calibration method applied to SAR-ADC | |
| CN114745001B (en) | Analog-to-digital converter, chip, electronic device, and analog-to-digital conversion method | |
| CN217469926U (en) | Analog-to-digital converter, chip and electronic equipment | |
| WO2019051414A1 (en) | A method of performing analog-to-digital conversion | |
| US7289052B1 (en) | System and method for analog-to-digital conversion | |
| CN114499529B (en) | Analog-digital converter circuit, analog-digital converter, and electronic apparatus | |
| CN113517891A (en) | Linear calibration system and method applied to digital-to-analog converter | |
| CN111970006A (en) | Cyclic analog-to-digital converter | |
| CN114696834B (en) | Successive approximation type analog-to-digital converter, test equipment and capacitance weighted value calibration method | |
| CN217363058U (en) | Analog-digital converter circuit, analog-digital converter, and electronic apparatus | |
| CN112737584B (en) | On-chip full-integrated capacitance mismatch calibration circuit | |
| KR100756426B1 (en) | Mdac circuit with gain error correction and sample/hold circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |