CN114500274B - Plug-and-play conversion circuit and method for peripheral equipment of Internet of things - Google Patents

Plug-and-play conversion circuit and method for peripheral equipment of Internet of things Download PDF

Info

Publication number
CN114500274B
CN114500274B CN202111647262.3A CN202111647262A CN114500274B CN 114500274 B CN114500274 B CN 114500274B CN 202111647262 A CN202111647262 A CN 202111647262A CN 114500274 B CN114500274 B CN 114500274B
Authority
CN
China
Prior art keywords
peripheral
plug
shift register
data
internet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202111647262.3A
Other languages
Chinese (zh)
Other versions
CN114500274A (en
Inventor
鲁力
张翀
邵贤栋
张竣钦
张光远
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
University of Electronic Science and Technology of China
Original Assignee
University of Electronic Science and Technology of China
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University of Electronic Science and Technology of China filed Critical University of Electronic Science and Technology of China
Priority to CN202111647262.3A priority Critical patent/CN114500274B/en
Publication of CN114500274A publication Critical patent/CN114500274A/en
Application granted granted Critical
Publication of CN114500274B publication Critical patent/CN114500274B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L41/00Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
    • H04L41/08Configuration management of networks or network elements
    • H04L41/0803Configuration setting
    • H04L41/0806Configuration setting for initial configuration or provisioning, e.g. plug-and-play
    • H04L41/0809Plug-and-play configuration
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4063Device-to-bus coupling
    • G06F13/4068Electrical coupling
    • G06F13/4081Live connection to bus, e.g. hot-plugging
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4063Device-to-bus coupling
    • G06F13/409Mechanical coupling
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Telephonic Communication Services (AREA)
  • Communication Control (AREA)

Abstract

The invention discloses a plug-and-play conversion circuit and method for an external device of the Internet of things, and belongs to the technical field of the Internet of things. The plug-and-play conversion circuit comprises a peripheral slot, an on-board ID input device, a shift register and a microcontroller interface; the peripheral slots comprise a plurality of slots, and pins in each slot are arranged at specified intervals; the on-board ID input device is used for inputting a peripheral ID of a peripheral to be inserted by a user; the shift register is an input-output shift register and is used for recording the use state of each slot and the peripheral ID input by a user, and the peripheral ID data is used as the peripheral ID data of the current peripheral and is output to the control equipment of the Internet of things; the microcontroller interface is used for providing a data transmission interface with the micro control unit. The invention also discloses a peripheral plug-and-play method based on the plug-and-play conversion circuit. The invention provides a universal peripheral interface circuit which can conveniently access a peripheral into an Internet of things system, and does not need a customized peripheral interface like a traditional Internet of things system.

Description

Plug-and-play conversion circuit and method for peripheral equipment of Internet of things
Technical Field
The invention belongs to the technical field of the Internet of things, and particularly relates to a plug-and-play conversion circuit and method for peripheral equipment of the Internet of things.
Background
Various information acquisition devices are connected with a network to form the internet of things (Internet of Things, ioT), so that the single objects carrying information are connected, a huge information network is formed, and the single objects are conveniently identified, managed and monitored. Namely, applications such as the Internet and Web are expanded to the physical field by widely deploying spatial distribution equipment with embedded recognition, sensing and driving functions. The digital world and the physical entity are connected through proper information and communication technology, so that a brand new application and service category- "everything interconnection" is realized. At present, the technology of the Internet of things rapidly develops, and is widely applied to a plurality of fields such as industry, smart city, smart medical treatment and the like. By virtue of the development of the 5G network, the application of the Internet of things can collect, analyze and manage data in real time almost without delay, so that further technical innovation is realized. The internet of things wave brings great changes to various stages and various fields of the whole industry.
Along with the development of internet of things technology, in more and more applications of internet of things, for facilitating information acquisition and management, a solution is to control corresponding internet of things sensing terminals through independent internet of things control devices, wherein the independent internet of things control devices can be intelligent terminals with mobility, the internet of things sensing terminals comprise internet of things devices and a group of customized peripheral devices (peripheral devices of the internet of things terminals, such as a sensor, a driving motor and the like), the peripheral devices are connected to the internet of things devices, and the internet of things devices control the internet of things devices through microcontrollers. However, at present, aiming at different applications of the internet of things, the terminal function of the sensing terminal of the internet of things needs to be customized, and the terminal function needs to be customized to the deployed peripheral equipment. In face of increasing application demands, the internet of things device needs to iterate rapidly to update functions, which requires the internet of things device to complete updating of functional peripherals in a shorter development period, resulting in high updating cost. At present, although solutions of modularized internet of things terminals exist, the solutions are customized by plug and play update functions of peripheral devices, the internet of things terminals and The peripheral devices in The solutions are not Commercial Off-The-Shelf (COTS). When new demands are generated, the schemes firstly need to carry out customized design on the peripheral equipment and the terminal to realize so-called plug and play, and the problem that the customization development of the Internet of things equipment is difficult is not fundamentally solved, so that the rapid development and large-scale deployment of the Internet of things equipment are hindered.
Disclosure of Invention
The invention provides a plug-and-play conversion circuit of an Internet of things peripheral, which is convenient for the peripheral (such as COTS) to be quickly connected into Internet of things equipment.
The technical scheme adopted by the invention is as follows:
in one aspect, the invention provides a plug-and-play conversion circuit of an Internet of things peripheral, which comprises a peripheral slot, an on-board ID input unit, a shift register and a microcontroller interface;
the peripheral slots comprise a plurality of slots, each slot comprises a certain number of pins, and the pins in each slot are arranged at specified intervals;
the on-board ID input unit is used for inputting a peripheral ID of a peripheral to be inserted by a user;
the shift register is a parallel-in serial-out shift register and is used for recording the use state of each slot and the peripheral ID input by a user, and the peripheral ID data is used as peripheral ID data of the peripheral inserted into the peripheral slot currently and is output to the control equipment of the Internet of things;
the microcontroller interface is used for providing a data transmission interface with the micro control unit.
Further, each slot of the peripheral slots is connected to the shift register through an N-way nor gate, wherein N represents the number of slots of the peripheral slots.
Further, the on-board ID input device comprises a certain number of dial plates, and the data length recorded by the shift register is that
Figure BDA0003445643300000021
Wherein, X represents the number of the dial plates, K represents the number system mode (such as 16 system, 8 system and the like) adopted by each dial plate, and N represents the number of the slots of the peripheral slots.
Further, pins of each slot of the peripheral slot adopt pins with protrusions, and each pin is close to a power supply pin of the peripheral.
Further, the pins of each slot of the peripheral slot include: a set of power pins, a feedback pin and 15 general purpose input-output pins.
Further, each dial of the on-board ID inputter adopts a 16-system number system method.
In another aspect, the present invention provides a method for plug and play of a peripheral device, including the following steps:
based on any one of the above plug-and-play conversion circuits, a user inputs a peripheral ID of a peripheral to be inserted through an on-board ID inputter of the plug-and-play conversion circuit;
after the peripheral ID is input, executing the plug/pull operation of the peripheral in the peripheral slot of the plug-and-play conversion circuit;
the shift register of the plug-and-play conversion circuit loads the use state of each slot and the peripheral ID input by a user in parallel as peripheral ID data, and after the plug-and-pull operation of the peripheral is finished, the shift register serially outputs the peripheral ID data to the control equipment of the Internet of things under the drive of a clock signal;
the control equipment of the Internet of things matches the corresponding peripheral configuration based on the received peripheral ID data, and completes plug and play access to the peripheral.
The technical scheme provided by the invention has at least the following beneficial effects: the invention provides a universal peripheral interface circuit which can conveniently access a peripheral (such as COTS) into an Internet of things system, and does not need a customized peripheral interface like a traditional Internet of things system.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings required for the description of the embodiments will be briefly described below, and it is apparent that the drawings in the following description are only some embodiments of the present invention, and other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
Fig. 1 is a schematic structural diagram of a plug-and-play switching circuit according to an embodiment of the present invention;
FIG. 2 is a schematic diagram of a comparison of a bumped pin with a conventional pin used in an embodiment of the invention;
FIG. 3 is a schematic diagram of a circuit operation sequence of a plug-and-play switching circuit according to an embodiment of the present invention, where H represents a high level and L represents a low level;
FIG. 4 is a block diagram of a plug and play switching circuit employed in an embodiment of the present invention;
fig. 5 is a flowchart of the operation of the plug and play switching circuit in accordance with an embodiment of the present invention.
Detailed Description
For the purpose of making the objects, technical solutions and advantages of the present invention more apparent, the embodiments of the present invention will be described in further detail with reference to the accompanying drawings.
In order to facilitate plug and play of the peripheral, the embodiment of the invention provides a plug and play conversion circuit of the peripheral of the Internet of things, which can be used for enabling the peripheral to be quickly accessed to a plug and play platform (namely Internet of things equipment) so as to realize operations such as data transmission and control of the peripheral.
The plug-and-play conversion circuit of the peripheral of the Internet of things provided by the embodiment of the invention comprises the following components: the external slot, the on-board ID input device, the shift register and the micro controller interface; the peripheral equipment slot is provided with abundant physical pins as interfaces of peripheral equipment, so that most of peripheral equipment demands can be met, an on-board ID input device can help a user to conveniently input used peripheral equipment ID, a shift register can record user input ID data and output the user input ID data to the control equipment (also called gateway) of the Internet of things, further, data such as peripheral equipment information and configuration parameters are transmitted to the gateway, and the gateway can control the peripheral equipment according to the peripheral equipment information. The microcontroller interface is used for providing a data transmission interface with the micro control unit.
In order to facilitate plug and play of the peripheral, as a possible implementation manner, in the embodiment of the present invention, a peripheral plug and play switching circuit as shown in fig. 1 is provided, and the specific structure of the peripheral plug and play switching circuit includes:
1) And a peripheral slot.
N slots with M pins can be arranged on the switching circuit, and the pins in the slots are arranged at standard intervals (2.54 mm/1.27mm/2mm, etc.). In actual use, the user only needs to connect to the interface of the peripheral device by using the universal dupont wire, and can ensure the subsequent normal use (such as the connection of the pin r of the peripheral device to the pin r of the interface) by connecting according to the pin sequence of the peripheral device. The design ensures that the connection of the peripheral is not limited by the shape of the interface, and the peripheral with various interfaces can be connected through simple wiring.
2) An on-board ID dial.
For the convenience of user ID input, the switching circuit can be provided with X K (preferably 16 system) system dials, which can be theoretically K at most X The assignment of specific ID numbers to different peripherals has been done to currently 105 existing commercial peripherals. The reason for employing a 16-ary dial is that it is capable of preserving the user's input state byThe special physical structure inside the device converts the dialing value of the user into corresponding binary output, and the user only needs to access the binary output when reading the binary output. Meanwhile, the same mapping space can be represented on the minimum number of digits by adopting 16-system IDs, so that the user can conveniently input the ID. If the keyboard is used for inputting, the state of the keyboard needs to be continuously scanned by the microcontroller, so that extra system overhead is brought.
3) Shift register (in-and-out).
In order for the gateway to be able to distinguish the specific insertion status of the peripheral (on which slot the ID is inserted), the embodiment of the invention uses the parallel-serial shift register to sum the usage status of N rows of slots and the numbers of X dials
Figure BDA0003445643300000041
(for 16, the (4X+N) bit) is read in and recorded.
Specifically, in the embodiment of the present invention, a special pin is disposed in the peripheral slot, and is close to the power supply pin (to ensure that the peripheral slot can be turned on), when the peripheral is plugged in, a high-level pulse is generated, and the high-level pulse activates the shift register to load the data state on the parallel bus (the specific working principle is shown in the timing diagram given in fig. 3). In addition, each 16bit dial will lock the 4bit 2-system bus in the knob position, for example hexadecimal 'A' is bit string 1010, the level of its four output pins is HLHL, and it will be read together when the shift register loads parallel data. In order to realize the triggering process, the pins designed in the embodiment of the invention are shown in fig. 2, the pins with protrusions are closely adjacent to the peripheral power supply pins, and high-level pulses are generated when the pins are inserted into and pulled out from the peripheral power supply pins, so that the gateway is informed to load or remove the corresponding control script. Specific workflow is described in the time series. In summary, the design of the dial and the shift register can greatly save I/O and calculation resources. Specifically, the dial can be locked to a fixed binary output through an internal physical structure, so that the plug-and-play circuit has the capability of locking the ID state of the peripheral without additional components or operations. Signals of a plurality of parallel pins are combined on one serial pin through the shift register to be read, so that I/O resources are greatly saved. In contrast, a key-type switch requires the device to continually monitor whether or which keys are pressed, otherwise, it may not detect user input or the received ID number may be erroneous, but continually monitoring obviously incurs additional power consumption overhead and occupies more I/O pin resources. The working mode of event triggering adopted in the embodiment of the invention can lead the microcontroller to read the state only when the peripheral is plugged in or plugged out, and no resource expense is caused at other times.
4) And a microcontroller interface. The interface is an interface for carrying out data transmission between the plug-and-play circuit and a micro control unit (Microcontroller Unit, MCU) such as a singlechip, and comprises the steps of reading the ID of the peripheral equipment, interacting the I/O signals of the peripheral equipment and the like. Pins on the microcontroller interface are connected to General-purpose input/output (GPIO) pins of the MCU in sequence to ensure system operation.
The operation sequence of the plug-and-play conversion circuit is shown in fig. 3. First the user will rotate the dial to lock it to a certain fixed output. If the kth bit of the ID of a peripheral is "A", the user rotates the kth dial to the "A" position to output HLHL (K A ~K D ) The rest of the dial plates are the same. After that, the user can insert the peripheral on the spare slot, and when the peripheral is inserted, the feedback signal will output a high level pulse (if the peripheral is inserted in the second slot, FB2 will output a high level pulse). Since there are N slots, there are N pin numbers FB1, FB2 … … FBN. The levels of these pins are used as input signals for a multiple NOR GATE (NOR GATE) device, and if at least one of the pins is high, the NOR GATE will output a low level, and if all of the pins are low, the NOR GATE will output a high level.
The nor gate will transmit the output signal to the parallel input enable Pin (PL) of the multi-bit shift register, the PL pin is active low, that is, when the signal received by the PL pin is active low, the shift register will be triggered to load data in parallel and register, the data content isThe state of each pin of all dial switches, e.g. K in the figure A 、K B Etc., because the plug-and-play circuit can be provided with X4-bit (corresponding to 4 pins) dial switches, it is necessary to register X4 pin states. When PL is in a high state, the shift register will not load data in parallel, but if a clock signal (CLK) is input to the shift register at this time, the register will output the currently registered data from the serial output pin (QH) under the driving of the clock, and at the same time, will also serially read data from the serial input pin (SER).
In the timing diagram shown in fig. 3, it can be seen that there are N socket status pins, all of which are in low state just before the start of the clock signal 3, and the second socket has inserted the peripheral device, its status pin briefly goes to high state, nor gate output goes from original high level to low level, PL pin is the same as nor gate output, and therefore goes to low level accordingly. At this time, the shift register is loaded in parallel with the pin state of the dial switch and registered, including K A 、K B 、K C 、X D Etc., in this example, the four pins are high, low, high, and high, respectively, and then the QH pin of the shift register serially outputs the register contents in a manner described in the following, i.e., from X, from the next clock D Beginning, followed by X C 、X B ……K C 、K B 、K A Up to 1 B 、1 A The output is high … … high and low.
In order to verify the feasibility of the plug-and-play switching circuit provided by the embodiment of the invention, the plug-and-play switching circuit with the layout shown in fig. 4 is designed. 4 peripheral slots are designed on the circuit, each slot comprises a group of power supply pins (VCC/GND), a special pin (FB, feed Back) and 15 GPIO ports (for peripheral signal interaction), 4 16 system dial plates, a 4-way NOR gate and a 24bit shift register (3-8 bit serial connection). It should be noted that, if for other binaries, the dial configuration
Figure BDA0003445643300000051
A K-system dial switch, the bit number of the shift register is +>
Figure BDA0003445643300000052
The workflow of the plug-and-play switching circuit is shown in fig. 5, firstly, a user dials a code by referring to an operation manual, dials a code dialing switch to an ID corresponding to a used peripheral, then performs a plug operation on the peripheral, an instant shift register for plug loads ID data and registers the ID data, and then after the plug is completed, the shift register serially outputs the ID to a gateway under the drive of a clock signal, and after the gateway acquires the ID of the peripheral, the gateway performs corresponding configuration, thereby realizing data transmission between the gateway and the peripheral. Namely, the gateway matches the relevant configuration and logic control of the peripheral based on the peripheral ID so as to realize the control of the working mode of the accessed peripheral, acquire the working data of the peripheral, and the like.
Finally, it should be noted that: the above embodiments are only for illustrating the technical solution of the present invention, and are not limiting; although the invention has been described in detail with reference to the foregoing embodiments, it will be understood by those of ordinary skill in the art that: the technical scheme described in the foregoing embodiments can be modified or some technical features thereof can be replaced by equivalents; such modifications and substitutions do not depart from the spirit and scope of the technical solutions of the embodiments of the present invention.
What has been described above is merely some embodiments of the present invention. It will be apparent to those skilled in the art that various modifications and improvements can be made without departing from the spirit of the invention.

Claims (4)

1. The plug-and-play conversion circuit of the external device of the Internet of things is characterized by comprising a peripheral slot, an on-board ID input device, a shift register and a microcontroller interface;
the peripheral slots comprise a plurality of slots, each slot comprises a certain number of pins, and the pins in each slot are arranged at specified intervals; each slot of the peripheral slots is connected to the shift register through an N-way NOR gate, wherein N represents the number of the slots of the peripheral slots;
the on-board ID input device is used for inputting the peripheral ID of the peripheral to be inserted by a user, and comprises a certain number of dial plates, wherein the dial plates are configured
Figure FDA0004201226000000011
A K-system dial switch, wherein the data length recorded by the shift register is
Figure FDA0004201226000000012
Wherein X represents the number of the dial plates, and K represents the number system mode adopted by each dial plate; each dial plate locks the 2-system bus at the knob position, and the level of an output pin of the dial plate is read together when the shift register loads parallel data;
the shift register is a parallel-in serial-out shift register and is used for recording the use state of each slot and the peripheral ID input by a user, and the peripheral ID data is used as peripheral ID data of the peripheral inserted into the peripheral slot currently and is output to the control equipment of the Internet of things;
the microcontroller interface is used for providing a data transmission interface with the micro control unit;
pins of each slot of the peripheral slot adopt pins with protrusions, each pin is close to a power supply pin of the peripheral, high-level pulses are generated when the peripheral is inserted, the level of each pin is used as an input signal of an N-way NOR gate, if at least one pin is high, the N-way NOR gate outputs a low level, and if all the pin levels are low, or the N-way NOR gate outputs a high level; n paths of NOR gates transmit output signals to parallel input enabling pins of the shift register, when signals received by the enabling pins are low level, the shift register is triggered to load data in parallel and register the data, the data content is the states of all the pins of the dial switch, when the enabling pins are in a high level state, the shift register cannot load data in parallel, if clock signals are input to the shift register at the moment, the shift register outputs the data registered currently from a serial output pin under the driving of a clock, and meanwhile, the data is read in serially from a serial input pin; wherein the serial output pin serially outputs the registered contents in a manner described in the description.
2. The plug-and-play conversion circuit of claim 1, wherein the pins of each of the peripheral slots comprise: a set of power pins, a feedback pin and 15 general purpose input-output pins.
3. The plug-and-play conversion circuit of claim 1, wherein each dial of the on-board ID input device is in a 16-ary number system.
4. A method for plug and play of a peripheral device, comprising the steps of:
based on the plug-and-play conversion circuit according to any one of claims 1 to 3, a user inputs a peripheral ID of a peripheral to be inserted through an on-board ID inputter of the plug-and-play conversion circuit;
after the peripheral ID is input, executing the plug/pull operation of the peripheral in the peripheral slot of the plug-and-play conversion circuit;
the shift register of the plug-and-play conversion circuit loads the use state of each slot and the peripheral ID input by a user in parallel as peripheral ID data, and after the plug-and-pull operation of the peripheral is finished, the shift register serially outputs the peripheral ID data to the control equipment of the Internet of things under the drive of a clock signal;
the control equipment of the Internet of things matches the corresponding peripheral configuration based on the received peripheral ID data, and completes plug and play access to the peripheral.
CN202111647262.3A 2021-12-30 2021-12-30 Plug-and-play conversion circuit and method for peripheral equipment of Internet of things Active CN114500274B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111647262.3A CN114500274B (en) 2021-12-30 2021-12-30 Plug-and-play conversion circuit and method for peripheral equipment of Internet of things

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111647262.3A CN114500274B (en) 2021-12-30 2021-12-30 Plug-and-play conversion circuit and method for peripheral equipment of Internet of things

Publications (2)

Publication Number Publication Date
CN114500274A CN114500274A (en) 2022-05-13
CN114500274B true CN114500274B (en) 2023-06-23

Family

ID=81507441

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111647262.3A Active CN114500274B (en) 2021-12-30 2021-12-30 Plug-and-play conversion circuit and method for peripheral equipment of Internet of things

Country Status (1)

Country Link
CN (1) CN114500274B (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102608930A (en) * 2012-03-19 2012-07-25 大连理工大学 Plug-and-play sensor module capable of supporting multiple interfaces

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6457069B1 (en) * 1998-07-23 2002-09-24 Compaq Information Technologies Group, L.P. Method and apparatus for providing support for dynamic resource assignment and configuration of peripheral devices when enabling or disabling plug-and-play aware operating systems
TWI282984B (en) * 2005-10-07 2007-06-21 Innolux Display Corp Shift register system, shift registering method and LCD driving circuit
CN102122156B (en) * 2010-12-24 2013-05-01 福州大学 Novel I/O (Input/Output) bus
CN105553464A (en) * 2014-10-29 2016-05-04 北京航天拓扑高科技有限责任公司 Long-line transmission serial encoding communicator
CN104794093B (en) * 2015-03-31 2017-06-30 南通艾利特自动化有限公司 A kind of spi bus expanded circuit with ID identification functions
CN108131773A (en) * 2017-12-05 2018-06-08 广东美的制冷设备有限公司 Control device, air conditioner and the control method of air conditioner

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102608930A (en) * 2012-03-19 2012-07-25 大连理工大学 Plug-and-play sensor module capable of supporting multiple interfaces

Also Published As

Publication number Publication date
CN114500274A (en) 2022-05-13

Similar Documents

Publication Publication Date Title
CN108027791A (en) Input/output signal bridge joint and virtualization in multinode network
WO2013090093A1 (en) Methods and systems for detection in a state machine
JP2003514475A5 (en)
CN203858627U (en) Portable RFID (radio frequency identification) equipment
KR0174266B1 (en) Single semiconductor substrate ram device utilizing data compressing/expanding mechanism in a multi-microprocessor e..
CN105388805A (en) SPI (Serial Peripheral Interface) bus-based measurement control system
CN114500274B (en) Plug-and-play conversion circuit and method for peripheral equipment of Internet of things
CN101165808A (en) Semiconductor device and test system which output fuse cut information sequentially
US6269138B1 (en) Low power counters
US4569067A (en) Dual master shift register bit
US5309444A (en) Integrated circuit including a test cell for efficiently testing the accuracy of communication signals between a standard cell and an application cell
CN101751115A (en) Method for solving data transmission matching of DSP and low-speed output device
JP2002314620A (en) Method and device for transmitting and receiving data
CN112865757B (en) Logic function configurable reversible single edge trigger
CN107918593A (en) The expansion interface circuit and communication means of the one-to-many universal serial bus of near-end
CN101351770B (en) A slave and a master device, a system incorporating the devices and a method of operating the slave device
CN113539343A (en) Multi-path output method, device and equipment of shift register and storage medium
US7253657B2 (en) Apparatus and methods for configuration of programmable logic devices
US6961797B2 (en) Computer system using an interfacing circuit to increase general purpose input/output ports
CN109783436A (en) A kind of system on chip
CN114169273B (en) Chip mode setting circuit and method
CN106841994A (en) A kind of scan chain
CN212256306U (en) Bottom plate for embedded development board and embedded development board
CN1474511A (en) Arbitrarily extensible binary keyboard coding circuit
CN112542187B (en) Circuit for reading ID and chip state at high speed and flash memory

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant