CN114446800A - Stacked semiconductor packaging method and stacked semiconductor packaging structure - Google Patents

Stacked semiconductor packaging method and stacked semiconductor packaging structure Download PDF

Info

Publication number
CN114446800A
CN114446800A CN202011219375.9A CN202011219375A CN114446800A CN 114446800 A CN114446800 A CN 114446800A CN 202011219375 A CN202011219375 A CN 202011219375A CN 114446800 A CN114446800 A CN 114446800A
Authority
CN
China
Prior art keywords
die
layer
conductive structure
bare chip
wiring substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202011219375.9A
Other languages
Chinese (zh)
Inventor
周辉星
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SIPLP Microelectronics Chongqing Ltd
Original Assignee
SIPLP Microelectronics Chongqing Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SIPLP Microelectronics Chongqing Ltd filed Critical SIPLP Microelectronics Chongqing Ltd
Priority to CN202011219375.9A priority Critical patent/CN114446800A/en
Publication of CN114446800A publication Critical patent/CN114446800A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto

Abstract

The present disclosure provides a stacked semiconductor packaging method and a stacked semiconductor packaging structure. The method comprises the following steps: attaching a wiring substrate provided with a through opening to a carrier plate; the surface mounting die assembly is exposed to the through opening on the carrier plate, the die assembly comprises a first die and a second die attached to the first die, the front side of the first die, which is provided with a welding pad, faces the carrier plate, and the front side of the second die, which is provided with a welding pad, faces away from the carrier plate; filling a plastic packaging layer between the side wall of the through opening and the bare chip assembly, and removing the carrier plate; forming a first conductive structure, wherein the welding pad of the first bare chip and the wiring substrate are electrically connected with the first conductive structure; forming a second conductive structure, wherein the welding pad of the second bare chip and the wiring substrate are electrically connected with the second conductive structure to form a first packaging piece; and forming a second packaging piece, and stacking the second packaging piece on the first packaging piece. The present disclosure can solve the problem of wiring difficulty due to excessively high wiring density on a die.

Description

Stacked semiconductor packaging method and stacked semiconductor packaging structure
Technical Field
The present disclosure relates to the field of semiconductor technologies, and in particular, to a stacked semiconductor packaging method and a stacked semiconductor packaging structure.
Background
With the rapid development of science and technology, semiconductor devices are widely used in social production and life.
At present, it is common to package dies having different functions in one package structure, form a multi-chip module (MCM) having a specific function, and stack different multi-chip modules to form a stacked semiconductor package structure. The surface of each bare chip is provided with a conductive structure, and each bare chip is electrically connected with other bare chips through the respective conductive structure. However, wiring is difficult due to the high wiring density in the conductive structure.
Disclosure of Invention
An object of the present disclosure is to provide a stacked semiconductor packaging method and a stacked semiconductor packaging structure, which can solve the problem of difficult wiring due to excessively high wiring density on a die.
According to an aspect of the present disclosure, there is provided a stacked semiconductor packaging method including:
attaching a wiring substrate to a carrier plate, wherein the wiring substrate is provided with a through opening;
a surface mount die assembly exposed at the carrier plate to the through opening, the die assembly being clearance fit with the through opening, the die assembly including a first die having a bond pad facing the carrier plate and a second die attached to the first die, the second die having a bond pad facing away from the carrier plate;
filling a plastic packaging layer between the side wall of the through opening and the bare chip assembly, and removing the carrier plate;
forming a first conductive structure, wherein the welding pad of the first bare chip and the wiring substrate are electrically connected with the first conductive structure;
forming a second conductive structure, wherein the welding pad of the second bare chip and the wiring substrate are electrically connected to the second conductive structure to form a first packaging piece;
and forming a second packaging piece, and stacking the second packaging piece on the first packaging piece.
Further, the front surface of the first bare chip is provided with a first protective layer, the front surface of the second bare chip is provided with a second protective layer, and the surface mount bare chip assembly exposed to the through opening on the carrier plate comprises:
and the bare chip assembly is attached to the surface of the carrier plate exposed to the through opening, the surface of the first protective layer facing the carrier plate is flush with the surface of the wiring substrate facing the carrier plate, and the surface of the second protective layer facing away from the carrier plate is flush with the surface of the wiring substrate facing away from the carrier plate.
Further, the second conductive structure includes a second redistribution layer, and forming the second conductive structure includes:
forming a second opening exposing a pad of the second die on the second protective layer;
and forming a second rewiring layer covering the second protective layer, the plastic packaging layer and the wiring substrate, wherein the second rewiring layer fills the second opening.
Further, the first protection layer is provided with a first opening exposing the bonding pad of the first die, the first conductive structure comprises a first redistribution layer, and the forming of the first conductive structure comprises:
and forming a first rewiring layer covering the first protective layer, the plastic packaging layer and the wiring substrate, wherein the first rewiring layer fills the first opening.
Further, forming the second package may include:
providing a third bare chip, and forming an encapsulating layer for encapsulating the third bare chip, wherein the front side of the third bare chip provided with a welding pad is exposed;
forming a third conductive structure electrically connected to the bonding pad of the third die to form a second package;
wherein the third conductive structure of the second package stacked on the first package is electrically connected to the first conductive structure or the second conductive structure.
Further, forming the second package may include:
providing a third bare chip, and forming an encapsulating layer for encapsulating the third bare chip, wherein the front side of the third bare chip provided with a welding pad is exposed;
forming a third conductive structure, wherein the third conductive structure comprises a third rewiring layer electrically connected with a welding pad of the third bare chip and a third conductive convex column positioned on one side of the third rewiring layer away from the third bare chip;
mounting a fourth bare chip on one side of the third redistribution layer, which faces away from the third bare chip, wherein the front side of the fourth bare chip, which is provided with a welding pad, faces away from the third redistribution layer;
forming a fourth conductive structure electrically connecting the third conductive pillar with a bond pad of the fourth die to form a second package;
wherein the fourth conductive structure of the second package stacked on the first package is electrically connected to the first conductive structure or the second conductive structure.
Further, the third redistribution layer extends out of the third die in a direction parallel to the third die, and the third conductive pillar is disposed in a region where the third redistribution layer extends out of the third die; the area of the first die, the area of the second die, and the area of the third die are all smaller than the area of the fourth die.
Furthermore, a pre-wiring line is arranged in the wiring substrate, the pre-wiring line comprises a first circuit leading-out end and a second circuit leading-out end, the wiring substrate comprises a first surface and a second surface which are opposite, the first circuit leading-out end is arranged on the first surface, and the second circuit leading-out end is arranged on the second surface;
attaching a wiring substrate to a carrier board includes: testing the wiring substrate, and mounting the wiring substrate qualified in the test on a carrier plate, wherein the first surface faces the carrier plate, and the second surface faces away from the carrier plate;
the first conductive structure is electrically connected to the first circuit terminal and the second conductive structure is electrically connected to the second circuit terminal.
According to an aspect of the present disclosure, there is provided a stacked semiconductor package structure including:
a first package including a wiring substrate, a die assembly, a molding compound layer, a first conductive structure, and a second conductive structure; the wiring substrate is provided with a through opening; the die assembly is arranged in the through opening, is in clearance fit with the through opening and comprises a first die and a second die attached to the first die, wherein the front surface of the first die provided with a welding pad faces away from the second die, and the front surface of the second die provided with a welding pad faces away from the first die; the plastic packaging layer is filled between the side wall of the through opening and the bare chip assembly; the first conductive structure is electrically connected to both the bonding pad of the first die and the wiring substrate; the second conductive structure is electrically connected with both the bonding pad of the second die and the wiring substrate;
and the second packaging piece is stacked on the first packaging piece.
Further, the wiring substrate comprises a first surface and a second surface which are opposite, the front surface of the first bare chip is provided with a first protective layer, the first protective layer is provided with a first opening which exposes the welding pad of the first bare chip, the surface of the first protective layer, which faces away from the first bare chip, is flush with the first surface of the wiring substrate, and the first conductive structure fills the first opening;
the front surface of the second bare chip is provided with a second protection layer, the second protection layer is provided with a second opening for exposing the welding pad of the second bare chip, the surface of the second protection layer, which faces away from the second bare chip, is flush with the second surface of the wiring substrate, and the second conductive structure fills the second opening.
Further, the first conductive structure comprises a first redistribution layer covering the first protection layer, the molding compound layer and the wiring substrate and filling the first opening; the second conductive structure comprises a second rewiring layer, the second rewiring layer covers the second protective layer, the plastic packaging layer and the wiring substrate, and fills the second opening.
Further, the second package includes:
a third die;
the encapsulating layer encapsulates the third bare chip, and the front side of the third bare chip, which is provided with the welding pads, is exposed;
and the third conducting structure is electrically connected with the welding pad of the third bare chip and is electrically connected with the first conducting structure or the second conducting structure.
Further, the second package includes:
a third die;
the encapsulating layer encapsulates the third bare chip, and the front side of the third bare chip, which is provided with the welding pad, is exposed;
a third conductive structure including a third redistribution layer electrically connected to a pad of the third die and a third conductive post on a side of the third redistribution layer away from the third die;
the fourth bare chip is attached to one side, back to the third bare chip, of the third re-wiring layer, and the front side, provided with the welding pads, of the fourth bare chip is back to the third re-wiring layer;
a fourth conductive structure electrically connecting the third conductive post to a pad of the fourth die and to the first conductive structure or the second conductive structure.
Further, the third redistribution layer extends out of the third die in a direction parallel to the third die, and the third conductive pillar is disposed in a region where the third redistribution layer extends out of the third die; the area of the first die, the area of the second die, and the area of the third die are all smaller than the area of the fourth die.
Furthermore, a pre-wiring line is arranged in the wiring substrate, the pre-wiring line comprises a first circuit leading-out end and a second circuit leading-out end, the wiring substrate comprises a first surface and a second surface which are opposite, the first circuit leading-out end is arranged on the first surface, and the second circuit leading-out end is arranged on the second surface; the first conductive structure is electrically connected to the first circuit terminal and the second conductive structure is electrically connected to the second circuit terminal.
According to the stacked semiconductor packaging method and the stacked semiconductor packaging structure, the welding pad and the wiring substrate of the first bare chip are electrically connected to the first conductive structure, and the welding pad and the wiring substrate of the second bare chip are electrically connected to the second conductive structure, so that the first bare chip and the second bare chip are electrically connected through the first conductive structure, the wiring substrate and the second conductive structure; the adopted wiring substrate can reduce the wiring density in the first conductive structure and the second conductive structure, and solves the problem of difficult wiring caused by overhigh wiring density on the bare chip.
Drawings
Fig. 1 is a flow chart of a method of stacking semiconductor packages according to an embodiment of the present disclosure.
Fig. 2 is a schematic diagram of a stacked semiconductor package structure according to an embodiment of the disclosure.
Fig. 3 is another schematic view of a stacked semiconductor package structure according to an embodiment of the disclosure.
Fig. 4 is a schematic diagram of the stacked semiconductor packaging method according to the embodiment of the disclosure after step S1200 is completed.
Fig. 5 is a schematic view of a wiring substrate in an embodiment of the present disclosure.
Fig. 6 is a cross-sectional view a-a of the structure shown in fig. 5.
FIG. 7 is a schematic diagram of a silicon wafer in an embodiment of the disclosure.
Fig. 8 is a schematic diagram of a die assembly in an embodiment of the present disclosure.
Fig. 9 is a schematic diagram of the stacked semiconductor packaging method according to the embodiment of the disclosure after step S120 is completed.
Fig. 10 is a schematic diagram of a stacked semiconductor package method according to an embodiment of the disclosure after forming a first dielectric layer and a second dielectric layer.
Fig. 11 is a flowchart of step S150 in the stacked semiconductor packaging method according to the embodiment of the present disclosure.
Fig. 12 is a schematic view of a third die mounted to a support plate in a stacked semiconductor packaging method according to an embodiment of the disclosure.
Fig. 13 is a schematic view of a second package of an embodiment of the present disclosure.
Fig. 14 is another flowchart of step S150 in the stacked semiconductor packaging method according to the embodiment of the present disclosure.
Fig. 15 is a schematic view after a third dielectric layer is formed in the stacked semiconductor packaging method according to the embodiment of the disclosure.
Fig. 16 is another schematic view of a second package of an embodiment of the present disclosure.
Description of reference numerals: 1. a first dielectric layer; 2. a first conductive structure; 201. a first rewiring layer; 202. a first conductive post; 3. a plastic packaging layer; 4. a first protective layer; 401. a first opening; 5. a first die; 6. a second die; 7. a second protective layer; 701. a second opening; 8. a wiring substrate; 801. a through opening; 802. a wiring area; 9. a second conductive structure; 901. a second rewiring layer; 902. a second conductive post; 10. a second dielectric layer; 11. an encapsulation layer; 12. a third die; 13. a third protective layer; 14. a third conductive structure; 1401. a third rewiring layer; 1402. a third conductive convex column; 15. a fourth die; 16. a third dielectric layer; 17. a fourth conductive structure; 18. soldering tin structure; 19. a carrier plate; 20. a plastic packaging material layer; 21. a silicon wafer; 2101. a pad; 2102. an insulating layer; 22. a fourth dielectric layer; 23. and a support plate.
Detailed Description
Reference will now be made in detail to the exemplary embodiments, examples of which are illustrated in the accompanying drawings. When the following description refers to the accompanying drawings, like numbers in different drawings represent the same or similar elements unless otherwise indicated. The embodiments described in the following exemplary embodiments do not represent all embodiments consistent with the present disclosure. Rather, they are merely examples of devices consistent with certain aspects of the present disclosure, as detailed in the appended claims.
The terminology used in the present disclosure is for the purpose of describing particular embodiments only and is not intended to be limiting of the disclosure. Unless otherwise defined, technical or scientific terms used herein shall have the ordinary meaning as understood by one of ordinary skill in the art to which this disclosure belongs. The use of "first," "second," and similar terms in the description and claims does not indicate any order, quantity, or importance, but rather is used to distinguish one element from another. Also, the use of the terms a, an, etc. do not denote a limitation of quantity, but rather denote the presence of at least one. "plurality" or "a number" means two or more. Unless otherwise indicated, "front", "rear", "lower" and/or "upper" and the like are for convenience of description and are not limited to one position or one spatial orientation. The word "comprising" or "comprises", and the like, means that the element or item listed as preceding "comprising" or "includes" covers the element or item listed as following "comprising" or "includes" and its equivalents, and does not exclude other elements or items. The terms "connected" or "coupled" and the like are not restricted to physical or mechanical connections, but may include electrical connections, whether direct or indirect. As used in this disclosure and the appended claims, the singular forms "a", "an", and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It should also be understood that the term "and/or" as used herein refers to and encompasses any and all possible combinations of one or more of the associated listed items.
The embodiment of the disclosure provides a stacked semiconductor packaging method. As shown in fig. 1, the semiconductor packaging method may include steps S100 to S150, in which:
step S100, a wiring substrate is attached to a carrier plate, and the wiring substrate is provided with a through opening.
Step S110, a die assembly is mounted on the surface of the carrier exposed to the through opening, the die assembly is in clearance fit with the through opening, the die assembly includes a first die and a second die attached to the first die, the front side of the first die having a bonding pad faces the carrier, and the front side of the second die having a bonding pad faces away from the carrier.
Step S120, filling a molding layer between the sidewall of the through opening and the die assembly, and removing the carrier.
Step S130, a first conductive structure is formed, and the pad of the first die and the wiring substrate are electrically connected to the first conductive structure.
Step S140, forming a second conductive structure, wherein the bonding pad of the second die and the wiring substrate are electrically connected to the second conductive structure to form a first package.
Step S150, forming a second package, and stacking the second package on the first package.
As shown in fig. 2 and 3, in the stacked semiconductor packaging method according to the embodiment of the present disclosure, the pad of the first die 5 and the wiring substrate 8 are electrically connected to the first conductive structure 2, and the pad of the second die 6 and the wiring substrate 8 are electrically connected to the second conductive structure 9, so that the first die 5 and the second die 6 are electrically connected through the first conductive structure 2, the wiring substrate 8 and the second conductive structure 9; the adopted wiring substrate 8 can reduce the wiring density in the first conductive structure 2 and the second conductive structure 9, and solves the problem of difficult wiring caused by overhigh wiring density on a bare chip.
The steps of the stacked semiconductor packaging method of the embodiments of the present disclosure are explained in detail below:
in step S100, a wiring board having a through opening is attached to a carrier board.
As shown in fig. 4, the carrier plate 19 may be a rigid carrier plate, such as a glass carrier plate, a stainless steel carrier plate, etc. As shown in fig. 5 and 6, the wiring substrate 8 is provided with a through opening 801. One wiring substrate 8 may be provided with a plurality of substrate units, and each substrate unit may be provided with a through opening 801. Each substrate unit is also provided with a wiring region 802 surrounding the through opening 801. The wiring area 802 is provided with a pre-wiring line. The pre-wiring line includes a first circuit outlet and a second circuit outlet. The wiring substrate 8 may include opposing first and second surfaces. The first circuit leading-out terminal is arranged on the first surface, and the second circuit leading-out terminal is arranged on the second surface. Specifically, step S100 may include: the wiring substrate 8 is tested, and the wiring substrate 8 that is qualified in the test is mounted on the carrier board 19 with the first surface facing the carrier board 19 and the second surface facing away from the carrier board 19.
In step S110, a die assembly is mounted on the surface of the carrier exposed to the through opening, the die assembly being in clearance fit with the through opening, the die assembly including a first die and a second die attached to the first die, the first die having a front surface with a bonding pad facing the carrier, the second die having a front surface with a bonding pad facing away from the carrier.
As shown in fig. 4 and 8, the die assembly is clearance fitted to the through opening 801, i.e., the die assembly is not in contact with the sidewall of the through opening 801. The orthographic projection of the second die 6 on the carrier plate 19 may be located within the orthographic projection area of the first die 5 on the carrier plate 19. The pads 2101 of the first die 5 and the pads 2101 of the second die 6 are used for electrical connection with the outside. As shown in fig. 7 and 8, the first die 5 and the second die 6 may be formed by cutting a silicon wafer 21. The silicon wafer 21 has an active surface. The active side is provided with an insulating layer 2102 and a pad 2101. As shown in fig. 3, the front side of the first die 5 may be provided with a first protective layer 4. The first protective layer 4 may be formed on the silicon wafer 21 before the silicon wafer 21 is diced. The first protection layer 4 may be provided with a first opening 401 exposing the pad 2101 of the first die 5, but the disclosure is not particularly limited thereto. The front side of the second die 6 may be provided with a second protective layer 7. The second protective layer 7 may be formed on the silicon wafer 21 before dicing the silicon wafer 21. The material of the first protective layer 4 or the second protective layer 7 may be a plastic film, PI (polyimide), PBO (polybenzoxazole), organic polymer film, organic polymer composite material, or other material with similar characteristics, and may be formed by lamination, spin coating, printing, molding, or other suitable means. The surface mount die assembly exposed to the through opening 801 in the carrier 19 includes: the bare chip assembly is mounted on the surface of the carrier 19 exposed to the through opening 801, and the surface of the first passivation layer 4 facing the carrier 19 is flush with the surface of the wiring substrate 8 facing the carrier 19, and the surface of the second passivation layer 7 facing away from the carrier 19 is flush with the surface of the wiring substrate 8 facing away from the carrier 19. Further, the surface mount die assembly exposed to the through opening 801 at the carrier plate 19 may include:
step 1100, mounting a first bare chip on the surface of the carrier exposed to the through opening, wherein a first passivation layer is located between the first bare chip and the carrier, and a surface of the first passivation layer facing the carrier is flush with a surface of the wiring substrate facing the carrier.
As shown in fig. 4, the total thickness of the first die 5 and the first protective layer 4 is smaller than the thickness of the wiring substrate 8. Neither the first die 5 nor the first protective layer 4 is in contact with the side walls of the through opening 801. The surface of the first protective layer 4 facing the carrier plate 19 is flush with the surface of the wiring substrate 8 facing the carrier plate 19, i.e. the surface of the first protective layer 4 facing the carrier plate 19 is flush with the above-mentioned first surface of the wiring substrate 8.
Step S1101, attaching a second die to the first die, wherein the second protection layer is located on a side of the second die facing away from the first die, and a surface of the second protection layer facing away from the carrier is flush with a surface of the wiring substrate facing away from the carrier.
As shown in fig. 4, the first die 5 may include an attachment region and a peripheral region surrounding the attachment region. The size of the second die 6 is smaller than the size of the first die 5, the second die 6 being attached to the attachment area of the first die 5. The second die 6 may be attached to the attachment region of the first die 5 by a layer of attachment material. The embodiments of the present disclosure may apply the attaching material on the side of the attaching region of the first die 5 away from the carrier plate 19 by dispensing to form the attaching material layer. The second die 6 is attached to the first die 5, so that the packaging structure has the advantages of small size and compact structure, and the requirement of small size and light weight is met. The overall thickness of the first die 5, the first protective layer 4 and the second die 6 is less than the thickness of the wiring substrate 8. When the second protective layer 7 protrudes out of the through opening 801 of the wiring substrate 8, the embodiment of the disclosure may polish the second protective layer 7 so that the surface of the second protective layer 7 facing away from the carrier plate 19 is flush with the surface of the wiring substrate 8 facing away from the carrier plate 19, that is, the surface of the second protective layer 7 facing away from the carrier plate 19 is flush with the second surface of the wiring substrate 8.
In step S120, a molding compound layer is filled between the sidewall of the through opening and the die assembly, and the carrier is removed.
As shown in fig. 9, the molding layer 3 is used to bond the die assembly to the sidewall of the through opening 801. The material of the plastic package layer 3 can be polymer, resin composite material, polymer composite material, etc. For example, the material of the molding layer 3 may be resin with filler. The filler may be inorganic particles. Wherein, filling the molding layer 3 between the sidewall of the through opening 801 and the bare chip assembly may include:
step S1200 is to form a plastic package layer covering the wiring substrate and the die assembly, and a partial region of the plastic package layer is filled between the sidewall of the through opening and the die assembly.
As shown in fig. 4, the molding compound layer 20 may be formed by molding a plastic material such as injection molding, hot press molding, or transfer molding. The material of the plastic packaging material layer 20 may be polymer, resin composite material, polymer composite material, or the like.
Step S1201, thinning the plastic package material layer to expose the wiring substrate and the second protective layer, and forming a plastic package layer in a region between the sidewall of the through opening and the bare chip assembly by the thinned plastic package material layer.
As shown in fig. 4 and 9, the molding compound layer 20 is thinned by grinding the molding compound layer 20. The molding compound layer 20 is thinned to expose the wiring substrate 8 and the second protection layer 7, i.e., the second surface of the wiring substrate 8 and the surface of the second protection layer 7 facing away from the carrier plate 19 are flush with the surface of the molding compound layer 20 facing away from the carrier plate 19.
In step S130, a first conductive structure is formed, and the pad of the first die and the wiring substrate are electrically connected to the first conductive structure.
As shown in fig. 10, the first conductive structure 2 may include a first redistribution layer 201. Taking as an example that the first protective layer 4 is provided with the first opening 401 exposing the pad 2101 of the first die 5, forming the first conductive structure 2 may comprise: a first redistribution layer 201 is formed covering the first protective layer 4, the molding layer 3, and the wiring substrate 8, and the first redistribution layer 201 fills the first opening 401. The first redistribution layer 201 filled in the first opening 401 is electrically connected to the pad 2101 of the first die 5. The first redistribution layer 201 is electrically connected to the first circuit terminal of the wiring substrate 8, so that the first conductive structure 2 is electrically connected to the first circuit terminal of the wiring substrate 8. The first conductive structure 2 may further include a first conductive pillar 202 connected to a side of the first redistribution layer 201 away from the first die 5, and based on this, after the first redistribution layer 201 is formed, the present disclosure may further include: a first conductive pillar 202 is formed on a side of the first redistribution layer 201 away from the first die 5. In addition, when the first passivation layer 4 does not include the first opening 401, the first opening 401 exposing the pad 2101 of the first die 5 needs to be formed on the first passivation layer 4 before the first redistribution layer 201 is formed. The first redistribution layer 201 or the first conductive pillar 202 may be formed by metal sputtering, electrolytic plating, electroless plating, or the like.
In step S140, a second conductive structure is formed, and the bonding pad of the second die and the wiring substrate are electrically connected to the second conductive structure to form a first package.
As shown in fig. 10, the second conductive structure 9 may include a second rewiring layer 901. Forming the second conductive structure 9 may include: forming a second opening 701 exposing the pad 2101 of the second die 6 on the second protective layer 7; a second rewiring layer 901 is formed to cover the second protective layer 7, the molding layer 3, and the wiring substrate 8, and the second rewiring layer 901 fills the second opening 701. The second redistribution layer 901 filling the second opening 701 is electrically connected to the pad 2101 of the second die 6. The second re-wiring layer 901 is electrically connected to the second circuit terminals of the wiring substrate 8, so that the second conductive structures 9 are electrically connected to the second circuit terminals of the wiring substrate 8. The second conductive structure 9 may further include a second conductive pillar 902 connected to a side of the second redistribution layer 901 away from the second die 6, and based on this, after the second redistribution layer 901 is formed, the present disclosure may further include: a second conductive pillar 902 is formed on a side of the second redistribution layer 901 away from the second die 6. The second redistribution layer 901 or the second conductive pillar 902 may be formed by metal sputtering, electrolytic plating, electroless plating, or the like.
Further, as shown in fig. 10, the stacked semiconductor packaging method of the embodiment of the present disclosure may further include: forming a first dielectric layer 1 covering a partial region of the first conductive structure 2; a second dielectric layer 10 is formed covering a partial region of the second conductive structure 9. Taking the first conductive structure 2 including the first redistribution layer 201 and the first conductive pillar 202 as an example, the first dielectric layer 1 may cover the first redistribution layer 201, an end surface of the first conductive pillar 202 away from the first redistribution layer 201 is exposed from the first dielectric layer 1, and an end surface of the first conductive pillar 202 away from the first redistribution layer 201 is flush with a surface of the first dielectric layer 1 away from the first redistribution layer 201. Taking the second conductive structure 9 including the second redistribution layer 901 and the second conductive pillar 902 as an example, the second dielectric layer 10 may cover the second redistribution layer 901, an end surface of the second conductive pillar 902 far from the second redistribution layer 901 is exposed from the second dielectric layer 10, and an end surface of the second conductive pillar 902 far from the second redistribution layer 901 is flush with a surface of the second dielectric layer 10 far from the second redistribution layer 901. The first dielectric layer 1 or the second dielectric layer 10 is one or more layers of insulating materials. The insulating material may be a plastic film, PI, PBO, organic polymer film, organic polymer composite, or other material with similar properties, and may be formed by lamination, spin coating, printing, molding, or other suitable means.
In step S150, a second package is formed and stacked on the first package.
As shown in fig. 2 and 3, the second package may be connected to the first package by a solder structure 18. In an embodiment of the present disclosure, as shown in fig. 11, forming the second package may include step S1500A and step S1501A, wherein:
step S1500A, providing a third die, and forming an encapsulation layer encapsulating the third die, wherein a front surface of the third die having the bonding pads is exposed.
As shown in fig. 7, the third die 12 may also be formed by dicing the silicon wafer 21. The material of the encapsulating layer 11 may be a polymer, a resin composite, a polymer composite, or the like. As shown in fig. 12, for example, step S1500A may include: mounting the third bare chip 12 on the support plate 23, wherein the front surface of the third bare chip 12 provided with the welding pad 2101 faces the support plate 23; forming an encapsulation layer 11, wherein the encapsulation layer 11 covers the support plate 23 and encapsulates the third die 12; the support plate 23 is peeled away, exposing the front side of the third die 12. The encapsulating layer 11 may be formed by plastic material molding such as injection molding, hot press molding, and transfer molding. In addition, the front surface of the third die 12 may be further provided with a third protective layer 13. The third protective layer 13 may be provided with a third opening exposing the pad 2101 of the third die 12. The material of the third protection layer 13 may be a plastic film, PI (polyimide), PBO (polybenzoxazole), an organic polymer film, an organic polymer composite material, or other materials with similar characteristics, and may be formed by lamination, spin coating, printing, molding, or other suitable methods. The third protective layer 13 may be formed on a silicon wafer 21, and the silicon wafer 21 provided with the third protective layer 13 is cut to form the third die 12 having the third protective layer 13.
Step S1501A, forming a third conductive structure electrically connected to the pad of the third die to form a second package, wherein the third conductive structure of the second package stacked on the first package is electrically connected to the first conductive structure or the second conductive structure.
As shown in fig. 13, the third conductive structure 14 may include a third redistribution layer 1401 electrically connected to the pad 2101 of the third die 12 and a third conductive post 1402 on a side of the third redistribution layer 1401 away from the third die 12. Taking the case that the front surface of the third die 12 is provided with the third passivation layer 13 and the third passivation layer 13 is provided with the third opening exposing the pad 2101 of the third die 12, the third redistribution layer 1401 covers the third passivation layer 13 and the encapsulation layer 11, and the third redistribution layer 1401 fills the third opening to be electrically connected with the pad 2101 in the third opening. The third redistribution layer 1401 or the third conductive pillar 1402 may be formed by metal sputtering, electrolytic plating, electroless plating, or the like. Further, after forming the third conductive structure 14, the present disclosure may further include: a third dielectric layer 16 is formed. The third dielectric layer 16 covers the third redistribution layer 1401, and the surface of the third conductive pillar 1402 exposes the third dielectric layer 16. The third dielectric layer 16 may be one or more layers of insulating material. The insulating material may be a plastic film, PI, PBO, organic polymer film, organic polymer composite, or other material with similar properties, and may be formed by lamination, spin coating, printing, molding, or other suitable means.
In another embodiment of the present disclosure, as shown in fig. 14, the forming of the second package may include steps S1500B through S1503B, wherein:
step S1500B, providing a third die, and forming an encapsulation layer encapsulating the third die, wherein a front surface of the third die having the bonding pads is exposed.
As shown in fig. 7, the third die 12 may also be formed by dicing the silicon wafer 21. The material of the encapsulating layer 11 may be a polymer, a resin composite, a polymer composite, or the like. As shown in fig. 12, for example, step S1500B may include: mounting the third bare chip 12 on the support plate 23, wherein the front surface of the third bare chip 12 provided with the welding pad 2101 faces the support plate 23; forming an encapsulation layer 11, wherein the encapsulation layer 11 covers the support plate 23 and encapsulates the third die 12; the support plate 23 is peeled away, exposing the front side of the third die 12. The encapsulating layer 11 may be formed by plastic material molding such as injection molding, hot press molding, and transfer molding. In addition, the front surface of the third die 12 may be further provided with a third protective layer 13. The third protective layer 13 may be provided with a third opening exposing the pad 2101 of the third die 12.
Step S1501B, forming a third conductive structure, where the third conductive structure includes a third redistribution layer electrically connected to a pad of the third die and a third conductive pillar located on a side of the third redistribution layer away from the third die.
As shown in fig. 15, taking an example that the front surface of the third die 12 is provided with the third passivation layer 13 and the third passivation layer 13 is provided with a third opening exposing the pad 2101 of the third die 12, the third redistribution layer 1401 covers the third passivation layer 13 and the encapsulation layer 11, and the third redistribution layer 1401 fills the third opening to be electrically connected to the pad 2101 in the third opening. Further, the third redistribution layer 1401 extends out of the third die 12 in a direction parallel to the third die 12, and the third conductive pillar 1402 is disposed in a region where the third redistribution layer 1401 extends out of the third die 12. Since the size of the region surrounded by the third conductive pillar 1402 is larger than the size of the third die 12, the size of the fourth die 15 subsequently disposed on the third redistribution layer 1401 may be larger than the size of the third die 12, so that a package of a die with a larger size may be realized.
Step S1502B, the fourth die is mounted on a side of the third redistribution layer facing away from the third die, and a front side of the fourth die having a pad faces away from the third redistribution layer.
As shown in fig. 15, the area of the first die 5, the area of the second die 6, and the area of the third die 12 are smaller than the area of the fourth die 15. The fourth die 15 may be attached to the third redistribution layer 1401 on a side facing away from the third die 12, and after the fourth die 15 is mounted, a third dielectric layer 16 is formed on a side of the fourth die 15 facing away from the third die 12. Of course, the fourth die 15 may be formed simultaneously with the third dielectric layer 16 by: applying a dielectric material to a side of the third redistribution layer 1401 facing away from the third die 12; heating the dielectric material to reduce the viscosity of the dielectric material and placing the fourth die 15 in the dielectric material; heating of the dielectric material continues to cure the dielectric material to form the third dielectric layer 16 and to secure the fourth die 15 in the third dielectric layer 16. The third dielectric layer 16 covers the third redistribution layer 1401, and the surface of the third conductive pillar 1402 exposes the third dielectric layer 16. The third dielectric layer 16 may be one or more layers of insulating material. The insulating material may be a plastic film, PI, PBO, organic polymer film, organic polymer composite, or other material with similar properties, and may be formed by lamination, spin coating, printing, molding, or other suitable means. In addition, the third dielectric layer 16 is provided with a fourth opening exposing the pad 2101 of the fourth die 15.
Step S1503B, a fourth conductive structure is formed, the fourth conductive structure electrically connects the third conductive pillar to the pad of the fourth die to form a second package, wherein the fourth conductive structure of the second package stacked on the first package is electrically connected to the first conductive structure or the second conductive structure.
As shown in fig. 16, the fourth conductive structure 17 includes a fourth redistribution layer and a fourth conductive pillar on a side of the fourth redistribution layer away from the fourth die 15. The fourth redistribution layer overlies the third dielectric layer 16 and contacts the third conductive posts 1402 and fills the fourth openings to contact the pads 2101 of the fourth die 15. The fourth conductive pillar is electrically connected to the first conductive structure 2 or the second conductive structure 9. The fourth redistribution layer or the fourth conductive pillar may be formed by metal sputtering, electrolytic plating, electroless plating, or the like. After forming the fourth conductive structure 17, the present disclosure may further include: a fourth dielectric layer 22 is formed. The fourth dielectric layer 22 covers the fourth redistribution layer, and the fourth dielectric layer 22 is exposed on the surface of the fourth conductive pillar. The fourth dielectric layer 22 may be one or more layers of insulating material. The insulating material may be a plastic film, PI, PBO, organic polymer film, organic polymer composite, or other material with similar properties, and may be formed by lamination, spin coating, printing, molding, or other suitable means.
The embodiment of the disclosure also provides a stacked semiconductor packaging structure. The stacked semiconductor package structure is prepared by the stacked semiconductor package method according to any one of the above embodiments. As shown in fig. 2 and 3, the stacked semiconductor package structure may include a first package and a second package, wherein:
the first package includes a wiring substrate 8, a die assembly, a molding layer 3, a first conductive structure 2, and a second conductive structure 9. The wiring substrate 8 is provided with a through opening 801. The die assembly is disposed within the through opening 801 and is clearance fit with the through opening 801 and includes a first die 5 and a second die 6 attached to the first die 5. The front side of the first die 5 provided with the bonding pads 2101 faces away from the second die 6, and the front side of the second die 6 provided with the bonding pads 2101 faces away from the first die 5. The molding compound layer 3 is filled between the sidewall of the through opening 801 and the die assembly. The first conductive structure 2 is electrically connected to both the pad 2101 of the first die 5 and the wiring substrate 8. The second conductive structure 9 is electrically connected to both the pad 2101 of the second die 6 and the wiring substrate 8. The second package is stacked on the first package.
The wiring substrate 8 may include opposing first and second surfaces. The front surface of the first die 5 is provided with a first protective layer 4, the first protective layer 4 is provided with a first opening 401 exposing the bonding pad 2101 of the first die 5, the surface of the first protective layer 4 facing away from the first die 5 is flush with the first surface of the wiring substrate 8, and the first conductive structure 2 fills the first opening 401. The front surface of the second die 6 is provided with a second protective layer 7, the second protective layer 7 is provided with a second opening 701 exposing the pad 2101 of the second die 6, the surface of the second protective layer 7 facing away from the second die 6 is flush with the second surface of the wiring substrate 8, and the second conductive structure 9 fills the second opening 701.
The first conductive structure 2 includes a first redistribution layer 201. The first redistribution layer 201 covers the first passivation layer 4, the molding compound layer 3, and the wiring substrate 8, and fills the first opening 401. The second conductive structure 9 includes a second re-wiring layer 901. The second redistribution layer 901 covers the second passivation layer 7, the molding layer 3, and the wiring substrate 8, and fills the second opening 701.
In an embodiment of the present disclosure, the second package may include a third die 12, an encapsulation layer 11, and a third conductive structure 14. The encapsulation layer 11 encapsulates the third die 12. The front side of the third die 12 where the pads 2101 are provided is exposed. The third conductive structure 14 is electrically connected to the pad 2101 of the third die 12 and to the first conductive structure 2 or the second conductive structure 9.
In another embodiment of the present disclosure, the second package may include a third die 12, an encapsulation layer 11, a third conductive structure 14, a fourth die 15, and a fourth conductive structure 17. The encapsulating layer 11 encapsulates the third die 12, and the front surface of the third die 12 provided with the bonding pads 2101 is exposed. The third conductive structure 14 includes a third redistribution layer 1401 electrically connected to the pad 2101 of the third die 12 and a third conductive post 1402 on a side of the third redistribution layer 1401 away from the third die 12. The fourth die 15 is mounted on the side of the third redistribution layer 1401 facing away from the third die 12, and the front side of the fourth die 15 having the bonding pad 2101 faces away from the third redistribution layer 1401. The fourth conductive structure 17 electrically connects the third conductive pillar 1402 with the pad 2101 of the fourth die 15 and with the first conductive structure 2 or the second conductive structure 9.
The stacked semiconductor packaging method and the stacked semiconductor packaging structure provided by the embodiment of the disclosure belong to the same inventive concept, and the description of the relevant details and beneficial effects can be referred to each other and are not repeated.
Although the present disclosure has been described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the disclosure.

Claims (15)

1. A method of stacking semiconductor packages, comprising:
attaching a wiring substrate to a carrier plate, wherein the wiring substrate is provided with a through opening;
a surface mount die assembly exposed at the carrier plate to the through opening, the die assembly being clearance fit with the through opening, the die assembly including a first die having a bond pad facing the carrier plate and a second die attached to the first die, the second die having a bond pad facing away from the carrier plate;
filling a plastic packaging layer between the side wall of the through opening and the bare chip assembly, and removing the carrier plate;
forming a first conductive structure, wherein the welding pad of the first bare chip and the wiring substrate are electrically connected with the first conductive structure;
forming a second conductive structure, wherein the welding pad of the second bare chip and the wiring substrate are electrically connected to the second conductive structure to form a first packaging piece;
and forming a second packaging piece, and stacking the second packaging piece on the first packaging piece.
2. The stacked semiconductor package method as recited in claim 1, wherein the first die has a first passivation layer on a front side thereof, the second die has a second passivation layer on a front side thereof, and the surface mount die assembly exposed to the through opening on the carrier comprises:
and attaching the bare chip assembly to the surface of the carrier plate exposed to the through opening, and enabling the surface of the first protective layer facing the carrier plate to be flush with the surface of the wiring substrate facing the carrier plate, and enabling the surface of the second protective layer facing away from the carrier plate to be flush with the surface of the wiring substrate facing away from the carrier plate.
3. The stacked semiconductor package method of claim 2, wherein the second conductive structure includes a second re-routing layer, and wherein forming the second conductive structure includes:
forming a second opening exposing a pad of the second die on the second protective layer;
and forming a second rewiring layer covering the second protective layer, the plastic packaging layer and the wiring substrate, wherein the second rewiring layer fills the second opening.
4. The stacked semiconductor package method of claim 2, wherein the first protective layer has a first opening exposing a pad of the first die, the first conductive structure includes a first redistribution layer, and forming the first conductive structure includes:
and forming a first rewiring layer covering the first protective layer, the plastic packaging layer and the wiring substrate, wherein the first rewiring layer fills the first opening.
5. The stacked semiconductor packaging method of claim 1, wherein forming a second package comprises:
providing a third bare chip, and forming an encapsulating layer for encapsulating the third bare chip, wherein the front side of the third bare chip provided with a welding pad is exposed;
forming a third conductive structure electrically connected to the bonding pad of the third die to form a second package;
wherein the third conductive structure of the second package stacked on the first package is electrically connected to the first conductive structure or the second conductive structure.
6. The stacked semiconductor packaging method of claim 1, wherein forming a second package comprises:
providing a third bare chip, and forming an encapsulating layer for encapsulating the third bare chip, wherein the front side of the third bare chip provided with a welding pad is exposed;
forming a third conductive structure, wherein the third conductive structure comprises a third rewiring layer electrically connected with a welding pad of the third bare chip and a third conductive convex column positioned on one side of the third rewiring layer away from the third bare chip;
mounting a fourth bare chip on one side of the third redistribution layer, which faces away from the third bare chip, wherein the front side of the fourth bare chip, which is provided with a welding pad, faces away from the third redistribution layer;
forming a fourth conductive structure electrically connecting the third conductive pillar with a bond pad of the fourth die to form a second package;
wherein the fourth conductive structure of the second package stacked on the first package is electrically connected to the first conductive structure or the second conductive structure.
7. The stacked semiconductor packaging method of claim 6, wherein the third redistribution layer extends beyond the third die in a direction parallel to the third die, the third conductive post being disposed in a region where the third redistribution layer extends beyond the third die; the area of the first die, the area of the second die, and the area of the third die are all smaller than the area of the fourth die.
8. The stacked semiconductor packaging method of claim 1, wherein pre-routing traces are provided within the wiring substrate, the pre-routing traces including first and second circuit terminations, the wiring substrate including first and second opposing surfaces, the first circuit terminations being provided at the first surface and the second circuit terminations being provided at the second surface;
attaching a wiring substrate to a carrier board includes: testing the wiring substrate, and mounting the wiring substrate qualified in the test on a carrier plate, wherein the first surface faces the carrier plate, and the second surface faces away from the carrier plate;
the first conductive structure is electrically connected to the first circuit terminal and the second conductive structure is electrically connected to the second circuit terminal.
9. A stacked semiconductor package structure, comprising:
a first package including a wiring substrate, a die assembly, a molding layer, a first conductive structure, and a second conductive structure; the wiring substrate is provided with a through opening; the die assembly is arranged in the through opening, is in clearance fit with the through opening and comprises a first die and a second die attached to the first die, wherein the front surface of the first die provided with a welding pad faces away from the second die, and the front surface of the second die provided with a welding pad faces away from the first die; the plastic packaging layer is filled between the side wall of the through opening and the bare chip assembly; the first conductive structure is electrically connected to both the bonding pad of the first die and the wiring substrate; the second conductive structure is electrically connected with both the bonding pad of the second die and the wiring substrate;
and the second packaging piece is stacked on the first packaging piece.
10. The stacked semiconductor package structure of claim 9, wherein the wiring substrate includes opposing first and second surfaces, the front surface of the first die is provided with a first protective layer, the first protective layer is provided with a first opening exposing the bonding pad of the first die, and a surface of the first protective layer facing away from the first die is flush with the first surface of the wiring substrate, the first conductive structure fills the first opening;
the front surface of the second bare chip is provided with a second protection layer, the second protection layer is provided with a second opening for exposing the welding pad of the second bare chip, the surface of the second protection layer, which faces away from the second bare chip, is flush with the second surface of the wiring substrate, and the second conductive structure fills the second opening.
11. The stacked semiconductor package structure of claim 10, wherein the first conductive structure comprises a first redistribution layer covering the first protection layer, the molding compound layer, and the wiring substrate and filling the first opening; the second conductive structure comprises a second rewiring layer, the second rewiring layer covers the second protective layer, the plastic packaging layer and the wiring substrate, and fills the second opening.
12. The stacked semiconductor package structure of claim 9, wherein the second package comprises:
a third die;
the encapsulating layer encapsulates the third bare chip, and the front side of the third bare chip, which is provided with the welding pad, is exposed;
and the third conducting structure is electrically connected with the welding pad of the third bare chip and is electrically connected with the first conducting structure or the second conducting structure.
13. The stacked semiconductor package structure of claim 9, wherein the second package comprises:
a third die;
the encapsulating layer encapsulates the third bare chip, and the front side of the third bare chip, which is provided with the welding pads, is exposed;
a third conductive structure including a third redistribution layer electrically connected to a pad of the third die and a third conductive post on a side of the third redistribution layer away from the third die;
the fourth bare chip is attached to one side, back to the third bare chip, of the third re-wiring layer, and the front side, provided with the welding pads, of the fourth bare chip is back to the third re-wiring layer;
and the fourth conductive structure is used for electrically connecting the third conductive convex column with the welding pad of the fourth bare chip and electrically connecting the third conductive convex column with the first conductive structure or the second conductive structure.
14. The stacked semiconductor package of claim 13, wherein the third redistribution layer extends beyond the third die in a direction parallel to the third die, the third conductive post being disposed on a region of the third redistribution layer extending beyond the third die; the area of the first die, the area of the second die, and the area of the third die are all smaller than the area of the fourth die.
15. The stacked semiconductor package structure of claim 9, wherein the wiring substrate has pre-routed traces disposed therein, the pre-routed traces including first and second circuit terminations, the wiring substrate including opposing first and second surfaces, the first circuit terminations disposed on the first surface, the second circuit terminations disposed on the second surface; the first conductive structure is electrically connected to the first circuit terminal and the second conductive structure is electrically connected to the second circuit terminal.
CN202011219375.9A 2020-11-04 2020-11-04 Stacked semiconductor packaging method and stacked semiconductor packaging structure Pending CN114446800A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011219375.9A CN114446800A (en) 2020-11-04 2020-11-04 Stacked semiconductor packaging method and stacked semiconductor packaging structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011219375.9A CN114446800A (en) 2020-11-04 2020-11-04 Stacked semiconductor packaging method and stacked semiconductor packaging structure

Publications (1)

Publication Number Publication Date
CN114446800A true CN114446800A (en) 2022-05-06

Family

ID=81362132

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011219375.9A Pending CN114446800A (en) 2020-11-04 2020-11-04 Stacked semiconductor packaging method and stacked semiconductor packaging structure

Country Status (1)

Country Link
CN (1) CN114446800A (en)

Similar Documents

Publication Publication Date Title
US10867897B2 (en) PoP device
CN110098147B (en) Semiconductor device and method for manufacturing semiconductor device
TWI541918B (en) Chip scale package assembly in reconstitution panel process format
TWI469309B (en) Integrated circuit package system
US7326592B2 (en) Stacked die package
EP2769412B1 (en) Microelectronic package with stacked microelectronic units and method for manufacture thereof
US20080136002A1 (en) Multi-chips package and method of forming the same
CN111883521B (en) Multi-chip 3D packaging structure and manufacturing method thereof
US11018113B2 (en) Memory module, semiconductor package including the same, and manufacturing method thereof
US20080224306A1 (en) Multi-chips package and method of forming the same
WO2022042682A1 (en) Semiconductor packaging method and semiconductor packaging structure
US11742296B2 (en) Electronic package and manufacturing method thereof
CN115312487A (en) Electronic package and manufacturing method thereof
CN114446800A (en) Stacked semiconductor packaging method and stacked semiconductor packaging structure
CN114446798A (en) Semiconductor packaging method and semiconductor packaging structure
CN209929301U (en) Semiconductor packaging structure
CN113990815A (en) Silicon-based micro-module plastic package structure and preparation method thereof
CN114446918A (en) MCM encapsulation structure and manufacturing method thereof
CN113725096A (en) Semiconductor packaging method and semiconductor packaging structure
CN112582287A (en) Wafer-level chip packaging structure and packaging method
CN114975398B (en) Packaging structure and chip packaging method thereof
CN112133695B (en) System-in-package structure and manufacturing method thereof
CN114628263B (en) Photoelectric hybrid packaging structure and manufacturing method thereof
US11538761B2 (en) Semiconductor package having molded die and semiconductor die and manufacturing method thereof
CN112582282B (en) Semiconductor packaging method and semiconductor packaging structure

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination