CN114347277B - InSb wafer preparation method - Google Patents

InSb wafer preparation method Download PDF

Info

Publication number
CN114347277B
CN114347277B CN202111445494.0A CN202111445494A CN114347277B CN 114347277 B CN114347277 B CN 114347277B CN 202111445494 A CN202111445494 A CN 202111445494A CN 114347277 B CN114347277 B CN 114347277B
Authority
CN
China
Prior art keywords
wafer
crystal orientation
target
crystal
cutting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202111445494.0A
Other languages
Chinese (zh)
Other versions
CN114347277A (en
Inventor
柏伟
董涛
彭志强
折伟林
王成刚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CETC 11 Research Institute
Original Assignee
CETC 11 Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CETC 11 Research Institute filed Critical CETC 11 Research Institute
Priority to CN202111445494.0A priority Critical patent/CN114347277B/en
Publication of CN114347277A publication Critical patent/CN114347277A/en
Application granted granted Critical
Publication of CN114347277B publication Critical patent/CN114347277B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Crystals, And After-Treatments Of Crystals (AREA)

Abstract

The invention discloses a preparation method of an InSb wafer, which comprises the following steps: after the ingot is fixed according to a fixed reference, cutting the ingot perpendicular to the axis of the ingot to cut out a first InSb wafer; determining the crystal orientation of a first InSb wafer, adjusting the cutting angle, and continuously cutting out the end face of a first target crystal orientation on the cut ingot; maintaining a cutter blade angle, rotating the ingot by a target angle based on the fixed reference, performing cutting to obtain an end face of a second target crystal orientation; marking the end face of the second target crystal orientation, and cutting out a required seed crystal based on the marked end face; and performing crystal growth and cutting based on the cut seed crystal to obtain the target InSb wafer. The method solves the technical problem of nonuniform distribution of electrical parameters caused by accumulation of Te elements in the central area of the wafer after crystal growth, thereby improving the uniformity of the electrical parameters in the range of the effective area of the large-size InSb wafer and the effective use area of the wafer.

Description

InSb wafer preparation method
Technical Field
The invention relates to the technical field of semiconductors, in particular to a preparation method of an InSb wafer.
Background
InSb is used as a III-V compound semiconductor material, has extremely high electron mobility, extremely narrow forbidden bandwidth, extremely small effective electron quality and other unique semiconductor properties, and is widely applied to the infrared detection field because an infrared device prepared from the InSb material is intrinsically absorbed in a medium-wave infrared band of 3-5 mu m and has extremely high quantum efficiency and response rate. Infrared detectors based on InSb materials have been developed from single-dimensional, multi-dimensional to one-dimensional arrays and two-dimensional focal plane arrays so far, with the ever increasing number of detector pixels, the ever decreasing pixel size, making the demand for high quality InSb wafers with high electrical uniformity, low defects increasingly urgent and enormous. In order to meet the requirements of InSb material electrical parameters on the preparation of infrared focal plane detectors, te element doping is required to be carried out on intrinsic InSb crystals. In a semiconductor, trace impurity elements can obviously influence the electrical properties of the semiconductor, and as a substrate material for an infrared detector, the electrical parameters of InSb must be strictly controlled so as to meet the preparation requirements of the infrared detector device.
Through the electrical parameter test research of the crystal grown by the traditional method, the phenomenon that the carrier concentration is obviously higher than that of other areas exists in the central area of the radial section of the crystal, namely Te element doping is accumulated in the area. Te element gathers in the center of wafer diameter direction, and is very unfavorable to the manufacturing of follow-up device, and the inhomogeneous region of electrical parameter falls into the device, and the device performance is probably seriously influenced, especially infrared focal plane array device of big area array. In addition, the concentration of Te elements in the central area of the wafer in the diameter direction also reduces the effective use area of the wafer and the core yield of the wafer.
Disclosure of Invention
The embodiment of the invention provides a preparation method of an InSb wafer with high electrical uniformity, which solves the technical problem of nonuniform electrical parameter distribution caused by Te element aggregation in the central area of the wafer after crystal growth, thereby improving the uniformity of electrical parameters in the effective area range of a large-size InSb wafer and the effective use area of the wafer.
The present disclosure proposes a method for preparing an InSb wafer, comprising:
after fixing the ingot according to a fixed reference, cutting the ingot perpendicular to the axis of the ingot to cut out a first InSb wafer;
Determining the crystal orientation of the first InSb wafer, adjusting the cutting angle based on the crystal orientation of the first InSb wafer, and continuously cutting out the end face of the first target crystal orientation on the cut ingot according to the adjusted cutting angle;
Maintaining a cutter blade angle, rotating the ingot by a target angle based on the fixed reference, and performing cutting to obtain an end face of a second target crystal orientation;
marking the end face of the second target crystal orientation, and cutting out a required seed crystal based on the marked end face;
And performing crystal growth and cutting based on the seed crystal obtained by cutting to obtain the target InSb wafer.
In some embodiments, the fixed reference is determined based on a growth ridge of the ingot.
In some embodiments, determining the crystal orientation of the first InSb wafer and adjusting the dicing angle based on the crystal orientation of the first InSb wafer comprises: performing crystal orientation test on the first InSb wafer; and determining an adjusted cutting angle based on the deviation of the crystal orientation of the first InSb wafer and the first target crystal orientation.
In some embodiments, the InSb wafer fabrication method further comprises, prior to dicing the end face of the second target crystal orientation: the cut surfaces were marked by dislocation etching.
In some embodiments, marking the end face of the second target crystal orientation comprises: marking the end face of the second target crystal orientation according to the grid line.
In some embodiments, the InSb wafer preparation method further comprises, prior to crystal growth and dicing based on the dicing obtained seed crystal: and grinding, mechanically polishing, cleaning and chemically polishing the seed crystal obtained by cutting.
In some embodiments, performing crystal growth and dicing based on the dicing-obtained seed crystal to obtain a target InSb wafer comprises: cutting the crystal grown based on the seed crystal, and removing the edge area of the cut wafer to obtain the target InSb wafer.
According to the embodiment of the invention, the crystal orientation of the first InSb wafer is determined, then the required end face is cut, and the angle is adjusted, so that the end face of the second crystal direction can be cut at the end face, the seed crystal is cut on the basis of the end face of the second crystal direction, then the crystal is grown and cut, and the Te element gathering area originally positioned at the central position can be adjusted to the edge position in the mode, so that the InSb wafer with high electrical uniformity can be obtained only by removing the edge of the wafer in subsequent processing.
The foregoing description is only an overview of the present invention, and is intended to be implemented in accordance with the teachings of the present invention in order that the same may be more clearly understood and to make the same and other objects, features and advantages of the present invention more readily apparent.
Drawings
Various other advantages and benefits will become apparent to those of ordinary skill in the art upon reading the following detailed description of the preferred embodiments. The drawings are only for purposes of illustrating the preferred embodiments and are not to be construed as limiting the invention. Also, like reference numerals are used to designate like parts throughout the figures. In the drawings:
FIG. 1 is a basic flow chart of the InSb wafer manufacturing method of the present disclosure;
FIG. 2 is a schematic diagram of a Te element aggregation region of a first target crystal orientation of the present disclosure;
FIG. 3 is an end view schematic of an ingot of the present disclosure;
FIG. 4 is an example of a marking of an end face of a second target crystal orientation of the present disclosure;
FIG. 5 is a tetragonal seed crystal example of a second target crystal orientation of the present disclosure;
FIG. 6 is a schematic view of a wafer Te element aggregation region cut with a seed grown crystal of the present disclosure;
Fig. 7 is an example of a processing path of a high electrical uniformity InSb wafer of the present disclosure.
Detailed Description
Exemplary embodiments of the present disclosure will be described in more detail below with reference to the accompanying drawings. While exemplary embodiments of the present disclosure are shown in the drawings, it should be understood that the present disclosure may be embodied in various forms and should not be limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the disclosure to those skilled in the art.
The present disclosure proposes a method for preparing an InSb wafer with high electrical uniformity, as shown in fig. 1, including:
In step S101, after the ingot is fixed in accordance with a fixed reference, a cut is made perpendicular to the axis of the ingot to cut out a first InSb wafer. The InSb wafer preparation method according to the present disclosure plays an important role in terms of fixed reference fixation, on which the subsequent dicing and angle adjustment are performed. After the ingot is fixed in a fixed reference, a cut is made perpendicular to the axis of the ingot, so that a first InSb wafer for orientation can be obtained.
In step S102, determining a crystal orientation of the first InSb wafer, and adjusting a cutting angle based on the crystal orientation of the first InSb wafer, so as to continuously cut an end face of the first target crystal orientation at the sliced ingot according to the adjusted cutting angle. Since the crystal orientation of the wafer from which the initial ingot was cut is uncertain, the present disclosure further determines the crystal orientation of the first InSb wafer for orienting the ingot currently held by the held reference, and then adjusts the cutting angle so that the end face of the first target crystal orientation is continuously cut at the cut ingot according to the adjusted cutting angle. For example, a first InSb wafer may be placed on an X-ray diffraction orienter for crystal orientation testing to determine the cutter angle, whereby the desired <111> ±0° ingot end face may be cut on a fixed basis. To this step the end face of the base, i.e. <111> + -0 deg. ingot end face, was determined. As shown in fig. 2, in this case, the Te element aggregation region 1 is located in the central region of the end face 2 of the first target crystal orientation, and in order to avoid the problem of aggregation of the Te element aggregation region in the central region, dicing is performed as follows.
In step S103, maintaining a cutter blade angle, rotating the ingot target angle based on the fixed reference, and performing cutting to obtain an end face of a second target crystal orientation. For example, in some embodiments, the theoretical deviation between the first target crystal orientation <111> ±0.1° and the second target crystal orientation <211> ±0.1° is 19 ° 28', and then the ingot may be rotated by 19 ° 28' directly based on the fixed reference, and the wafer and the end face obtained by cutting may be close to the end face of the second target crystal orientation <211> ±0.1°, and in particular embodiments, the crystal orientation measurement may be performed based on the cut wafer, and then the angle of the ingot may be fixed, and the angle of the cutting machine may be finely tuned to perform cutting until the end face of the second target crystal orientation <211> ±0.1° is obtained by cutting.
In step S104, the end face of the second target crystal orientation is marked, and a desired seed crystal is cut based on the marked end face. The seed crystal cut based on the end face is the desired seed crystal and has a target crystal orientation, for example, the target crystal orientation is <211>, and thus the crystal orientations of the prepared seed crystals are all <211>.
In step S105, crystal growth is performed based on the <211> crystal orientation seed obtained by dicing and dicing is performed to obtain a target InSb wafer. The cut seed crystal is pretreated before growth, and mechanical damage and pollution of surface processing are removed, so that the pretreated seed crystal is used for growth to obtain crystals of Te element aggregation area offset center area, and in the subsequent cutting and processing, the edge is only required to be removed, so that the InSb wafer with high quality and high electrical uniformity can be obtained.
According to the embodiment of the invention, the crystal orientation of the first InSb wafer is determined, then the required end face is cut, and the angle is adjusted, so that the end face of the second crystal direction can be cut at the end face, and the seed crystal is cut on the basis of the end face of the second crystal direction, so that the Te element gathering area originally positioned at the central position can be adjusted to the edge position in the mode, and the high-quality InSb wafer can be obtained only by removing the edge of the wafer in subsequent processing.
In some embodiments, the fixed reference is determined based on a growth ridge of the ingot. In the specific implementation, a section of single crystal ingot with low dislocation density, excellent performance and excellent quality and InSb <111> orientation can be selected. Then, three growing ridges 3 of the ingot are determined, as shown in fig. 3, the end points of the three growing ridges 3 are connected to the tail of the ingot, one side of an equilateral triangle formed by the end points of the three growing ridges 3 is perpendicular to the graphite base, the corner of the equilateral triangle opposite to the side faces to the left, and the crystal is adhered to the graphite base by using adhesive glue, so that the fixation is completed.
In some embodiments, determining the crystal orientation of the first InSb wafer and adjusting the dicing angle based on the crystal orientation of the first InSb wafer comprises: performing crystal orientation test on the first InSb wafer; and determining an adjusted cutting angle based on the deviation of the crystal orientation of the first InSb wafer and the first target crystal orientation. The first InSb wafer cut in the present disclosure is used for orientation use, for example, a crystal orientation test can be performed on an X-ray diffraction orientation machine to confirm the degree of deviation of the crystal orientation of the first InSb wafer from the first target crystal orientation <111>, whereby the angle of the cutter can be adjusted according to the determined deviation, and the cutting can be repeated until the obtained wafer is <111> ±0.1°, at which time the end face of the ingot is also <111> ±0.1°.
In some embodiments, the InSb wafer fabrication method further comprises, prior to dicing the end face of the second target crystal orientation: the cut surfaces were marked by dislocation etching. After the end face of the first target crystal orientation is obtained, the positive direction and the negative direction of growth need to be marked, so that the growth direction is guided by the cut seed crystal at a later stage. For example, the dislocation etching method is used to determine the A-plane ((111) plane) and the B-plane ((-1-1-1) plane) of the sliced wafer, the (111) plane and (-1-1-1) plane referred to in this example are two opposite planes, and after one of the planes is determined, the other plane can also be determined, and similar <211> and < -2-1-1> planes are also two opposite planes. The dislocation corrosive liquid is HF: HNO 3 = 1:1, and the surface on which dislocation etch pits appear can be identified as a surface a, the surface on which no etch pits appear as a surface B, and the surface a can be marked by observing both the front and rear surfaces of the wafer after etching.
In some embodiments, marking the end face of the second target crystal orientation comprises: marking the end face of the second target crystal orientation according to the grid line. As shown in FIG. 4, the grid mark can obtain a seed crystal of a desired specification, for example, according to a 10mm×10mm square mark, and then a cutter is used to cut a 10mm×10mm×60mm square seed crystal based on the grid mark.
In some embodiments, the InSb wafer preparation method further comprises, prior to crystal growth and dicing based on the dicing obtained seed crystal: and grinding, mechanically polishing, cleaning and chemically polishing the seed crystal obtained by cutting. Specifically, the foregoing procedure has cut out a tetragonal seed crystal of the first target crystal orientation as shown in fig. 5.
For each square seed crystal, firstly, polishing and chamfering are carried out on 4 long edges by using 400# abrasive paper to remove edge edges and corners, then, sequentially polishing and mechanically polishing the surfaces of the seed crystals by using 800# abrasive paper, 1000# abrasive paper, 2000# abrasive paper and 5000# abrasive paper, and then, washing the seed crystals by using deionized water.
And (3) chemically polishing and corroding the cleaned seed crystal by utilizing the chemically polished corrosive liquid which is independently developed and prepared by the applicant. The chemical polishing corrosion time is 5-10 s, so that mechanical damage and pollution on the surface are removed, and the defect expansion in the surface damage layer is prevented from extending into the grown Czochralski single crystal InSb. Meanwhile, the impurity metal pollution caused by seed crystals can be reduced by chemical polishing, then the seed crystals are sequentially cleaned by ultrasonic for 5 minutes by trichloroethylene, acetone and absolute ethyl alcohol, the seed crystals are dried in an oven at 110 ℃ after cleaning, finally the seed crystals and the crystal orientation are packaged by using dust-free paper, the seed crystals are marked, and the seed crystals are stored in a nitrogen storage cabinet and are used when the crystal grows.
In some embodiments, the volume ratio of HF and HNO 3 in the chemical polishing slurry is greater than 60%, the remainder of the solution is a buffer solution containing acetic acid, for example, the chemical polishing slurry in one example employs a volume ratio of H 2O:HF:HNO3: hac=2: 5:3: the prepared etching solution can solve the problems that a large amount of gas is separated out in the traditional etching solution chemical etching process, oxidation is easy to cause and the surface state is poor.
In some embodiments, performing crystal growth and dicing based on the dicing-obtained seed crystal to obtain a target InSb wafer comprises: cutting the crystal grown based on the seed crystal, and removing the edge area of the cut wafer to obtain the target InSb wafer.
Specifically, the tetragonal seed crystal with the crystal orientation of < -2-1-1> can be adopted for crystal growth, and a special multi-wire saw can be adopted for wafer cutting after the crystal growth is completed. As shown in FIG. 6, the distribution area of the Te element aggregation area 1 in the InSb crystal growing in the < 2-1-1> crystal orientation is obviously positioned in the edge area, and the distribution area of the Te element aggregation area 1 can be removed according to the path shown in FIG. 7 in the cutting process, so that the standardized high-quality InSb wafer 4 with high electrical uniformity and low defects is prepared.
By adopting the InSb seed crystal preparation method, the InSb crystal growth method and the InSb wafer processing method, the technical problem of nonuniform electrical parameter distribution caused by the aggregation of Te elements in the central area of the wafer after crystal growth is solved, and the uniformity of electrical parameters in the range of the effective area of the large-size InSb wafer and the effective use area of the wafer are improved. The method can prepare the high-quality InSb wafer with high electrical uniformity and low defects.
It should be noted that, in this document, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising one … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element.
The foregoing embodiment numbers of the present invention are merely for the purpose of description, and do not represent the advantages or disadvantages of the embodiments.
The embodiments of the present invention have been described above with reference to the accompanying drawings, but the present invention is not limited to the above-described embodiments, which are merely illustrative and not restrictive, and many forms may be made by those having ordinary skill in the art without departing from the spirit of the present invention and the scope of the claims, which are to be protected by the present invention.

Claims (4)

1. A method for preparing an InSb wafer, comprising:
determining a fixed reference based on a growing ridge of the ingot;
after fixing the ingot according to a fixed reference, cutting the ingot perpendicular to the axis of the ingot to cut out a first InSb wafer;
Determining the crystal orientation of the first InSb wafer, adjusting a cutting angle based on the crystal orientation of the first InSb wafer, continuously cutting out an end face of a first target crystal orientation on the cut ingot according to the adjusted cutting angle, and determining that an aggregation area of Te elements is in a central area of the end face of the first target crystal orientation;
Maintaining a cutter blade angle, rotating the ingot by a target angle based on the fixed reference, and performing cutting to obtain an end face of a second target crystal orientation;
marking the end face of the second target crystal orientation, and cutting out a required seed crystal based on the marked end face;
performing crystal growth and cutting based on the seed crystal obtained by cutting to obtain a target InSb wafer;
Determining the crystal orientation of the first InSb wafer, and adjusting the cutting angle based on the crystal orientation of the first InSb wafer comprises:
performing crystal orientation test on the first InSb wafer;
determining an adjusted cutting angle based on a deviation of the crystal orientation of the first InSb wafer from a first target crystal orientation;
performing crystal growth and dicing based on the dicing-obtained seed crystal to obtain a target InSb wafer includes:
Cutting the crystal based on seed crystal growth, wherein the Te element of the InSb crystal is offset from the central area and positioned at the edge position, and removing the edge area of the cut wafer to obtain the target InSb wafer.
2. The InSb wafer fabrication method of claim 1, further comprising, prior to dicing the end face of the second target crystal orientation: the cut surfaces were marked by dislocation etching.
3. The InSb wafer fabrication method of claim 1, wherein marking the end face of the second target crystal orientation comprises: marking the end face of the second target crystal orientation according to the grid line.
4. The InSb wafer preparation method of claim 3, further comprising, before crystal growth and dicing based on the seed crystal obtained by dicing:
and grinding, mechanically polishing, cleaning and chemically polishing the seed crystal obtained by cutting.
CN202111445494.0A 2021-11-30 2021-11-30 InSb wafer preparation method Active CN114347277B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111445494.0A CN114347277B (en) 2021-11-30 2021-11-30 InSb wafer preparation method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111445494.0A CN114347277B (en) 2021-11-30 2021-11-30 InSb wafer preparation method

Publications (2)

Publication Number Publication Date
CN114347277A CN114347277A (en) 2022-04-15
CN114347277B true CN114347277B (en) 2024-04-19

Family

ID=81097379

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111445494.0A Active CN114347277B (en) 2021-11-30 2021-11-30 InSb wafer preparation method

Country Status (1)

Country Link
CN (1) CN114347277B (en)

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB990161A (en) * 1960-03-31 1965-04-28 Merck & Co Inc Semiconductor body
US4576808A (en) * 1983-12-28 1986-03-18 The United States Of America As Represented By The Secretary Of The Air Force Quartz growth on X-seeds
JPH1148238A (en) * 1997-08-05 1999-02-23 Super Silicon Kenkyusho:Kk Method for setting direction of crystal on cut face of ingot
RU2006140663A (en) * 2006-11-17 2008-05-27 Федеральное государственное унитарное предпри тие"Научно-исследовательский физико-химический институт им. Л.Я. Карпова" (RU) METHOD FOR PRODUCING INDIN ANTIMONIDE MONO CRYSTALS DOPED BY TIN
CN102873770A (en) * 2012-09-24 2013-01-16 孙新利 Method for processing orientation-deflected seed crystals
CN105525350A (en) * 2015-12-22 2016-04-27 中国电子科技集团公司第二研究所 Method for growing large-size and low-defect silicon carbide monocrystal and wafer
CN108166060A (en) * 2017-12-25 2018-06-15 云南北方昆物光电科技发展有限公司 A kind of indium antimonide<211>The preparation method of direction monocrystalline
JP2018104231A (en) * 2016-12-26 2018-07-05 昭和電工株式会社 MANUFACTURING METHOD OF SiC WAFER AND SiC WAFER
CN108417484A (en) * 2018-04-13 2018-08-17 中国电子科技集团公司第四十六研究所 A method of promoting photoelectric sensor silicon epitaxy layer doping concentration uniformity
CN111152375A (en) * 2019-11-05 2020-05-15 中国电子科技集团公司第十三研究所 Method for cutting substrate wafer by indium phosphide crystal bar
CN111910255A (en) * 2020-08-04 2020-11-10 中国电子科技集团公司第十一研究所 Large-size <111> crystal orientation low dislocation density InSb crystal growth method

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8980445B2 (en) * 2006-07-06 2015-03-17 Cree, Inc. One hundred millimeter SiC crystal grown on off-axis seed

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB990161A (en) * 1960-03-31 1965-04-28 Merck & Co Inc Semiconductor body
US4576808A (en) * 1983-12-28 1986-03-18 The United States Of America As Represented By The Secretary Of The Air Force Quartz growth on X-seeds
JPH1148238A (en) * 1997-08-05 1999-02-23 Super Silicon Kenkyusho:Kk Method for setting direction of crystal on cut face of ingot
RU2006140663A (en) * 2006-11-17 2008-05-27 Федеральное государственное унитарное предпри тие"Научно-исследовательский физико-химический институт им. Л.Я. Карпова" (RU) METHOD FOR PRODUCING INDIN ANTIMONIDE MONO CRYSTALS DOPED BY TIN
CN102873770A (en) * 2012-09-24 2013-01-16 孙新利 Method for processing orientation-deflected seed crystals
CN105525350A (en) * 2015-12-22 2016-04-27 中国电子科技集团公司第二研究所 Method for growing large-size and low-defect silicon carbide monocrystal and wafer
JP2018104231A (en) * 2016-12-26 2018-07-05 昭和電工株式会社 MANUFACTURING METHOD OF SiC WAFER AND SiC WAFER
CN108166060A (en) * 2017-12-25 2018-06-15 云南北方昆物光电科技发展有限公司 A kind of indium antimonide<211>The preparation method of direction monocrystalline
CN108417484A (en) * 2018-04-13 2018-08-17 中国电子科技集团公司第四十六研究所 A method of promoting photoelectric sensor silicon epitaxy layer doping concentration uniformity
CN111152375A (en) * 2019-11-05 2020-05-15 中国电子科技集团公司第十三研究所 Method for cutting substrate wafer by indium phosphide crystal bar
CN111910255A (en) * 2020-08-04 2020-11-10 中国电子科技集团公司第十一研究所 Large-size <111> crystal orientation low dislocation density InSb crystal growth method

Also Published As

Publication number Publication date
CN114347277A (en) 2022-04-15

Similar Documents

Publication Publication Date Title
US20120000415A1 (en) Large Area Nitride Crystal and Method for Making It
KR102467949B1 (en) C-PLANE GaN SUBSTRATE
JP5747110B1 (en) Ga2O3 single crystal substrate
CN110712309B (en) Crystal bar processing method and wafer
JP2023134420A (en) Method for processing single crystal silicon ingot capable of improving lls ring/core pattern
CN114347277B (en) InSb wafer preparation method
CN113207310A (en) Indium phosphide substrate, semiconductor epitaxial wafer, and method for producing indium phosphide substrate
WO2018216203A1 (en) Gaas substrate and production method therefor
EP3933891A1 (en) Indium phosphide substrate and method for producing indium phosphide substrate
US20060281283A1 (en) Silicon epitaxial wafer, and silicon epitaxial wafer manufacturing method
CN110565173A (en) Ga2O3Is a single crystal substrate
TWI781801B (en) Indium phosphide substrate, manufacturing method of indium phosphide substrate, and semiconductor epitaxial wafer
JP3760187B2 (en) Processing method of single crystal ingot
JP2019011245A (en) Bismuth-doped semi-insulating group iii nitride water, and method for producing the same
CN113151901B (en) CZT crystal and post-treatment method thereof, CZT wafer, nuclear radiation detection device and preparation method thereof
US20220199770A1 (en) Indium phosphide substrate and method for producing indium phosphide substrate
CN111323441B (en) Method for screening tellurium-zinc-cadmium wafers
JP2022098504A (en) Indium phosphide substrate, manufacturing method of indium phosphide substrate, and semiconductor epitaxial wafer
US11621365B2 (en) Water soluble oxide liftoff layers for GaAs photovoltaics
WO2023139759A1 (en) Group iii-v compound semiconductor single crystal substrate and production method therefor
CN114929947A (en) High quality group III metal nitride seed crystal and method for producing the same
JP2019182744A (en) Ga2O3-BASED SINGLE CRYSTAL SUBSTRATE
US11823953B2 (en) Semiconductor substrate processing methods
JP3866887B2 (en) Piezoelectric single crystal wafer
US20230295839A1 (en) Group iii nitride substrate and method of making

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant