CN114338949B - Receiving card device and display device - Google Patents
Receiving card device and display device Download PDFInfo
- Publication number
- CN114338949B CN114338949B CN202111537899.7A CN202111537899A CN114338949B CN 114338949 B CN114338949 B CN 114338949B CN 202111537899 A CN202111537899 A CN 202111537899A CN 114338949 B CN114338949 B CN 114338949B
- Authority
- CN
- China
- Prior art keywords
- frame rate
- frame
- module
- display
- card
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks
Landscapes
- Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)
Abstract
The application relates to a receiving card device and display equipment, including receiving the card, the receiving card includes video and frame rate control input output module, frame rate control module and display control module, video and frame rate control input output module connect frame rate control module, frame rate control module connects display control module, display control module is used for connecting the display screen, video and frame rate control input output module are used for receiving the frame rate synchronous frame, frame rate configuration parameter is passed to frame rate control module according to the frame rate information in the frame rate synchronous frame, frame rate control module is used for calculating and disposing the display clock according to frame rate configuration parameter, confirm the display output frame rate that corresponds with frame rate configuration parameter, and send to display control module, display control module is used for carrying out the display drive to the display screen according to the display output frame rate. The receiving card can automatically track and match the input frame rate, and display and drive the display screen according to the display output frame rate, so that the working efficiency is high and the use is reliable.
Description
Technical Field
The application relates to the technical field of display screen control, in particular to a receiving card device and display equipment.
Background
The display screen control system is a system for controlling the large screen to display correctly according to the requirements of users, can comprise an LED display screen control system according to the types, and is widely applied to various multimedia devices such as televisions, movies and the like. The display screen control system is a core component forming a display screen and is mainly responsible for converting an external video input signal or an on-board multimedia file into a digital signal which is easy to identify on a large screen, so that equipment of the large screen is lightened, and related content is displayed.
The traditional display screen control system comprises a sending card and a receiving card, wherein the dynamic frame rate adjustment of the display screen control system is completed by the sending card, and the receiving card needs to be matched with the frame rate of the sending card. However, in the display screen control system, a plurality of receiving cards are often connected to one transmitting card, and the transmitting card needs to adjust the dynamic frame rate for each receiving card, so that the workload is large, the efficiency is low, and the use is unreliable.
Disclosure of Invention
Based on this, it is necessary to provide a receiving card device and a display apparatus for solving the problem that the conventional display screen control system is unreliable.
The receiving card device comprises a receiving card, wherein the receiving card comprises a video and frame rate control input/output module, a frame rate control module and a display control module, the video and frame rate control input/output module is connected with the frame rate control module, the frame rate control module is connected with the display control module, and the display control module is used for being connected with a display screen;
The video and frame rate control input/output module is used for receiving a frame rate synchronous frame, transmitting frame rate configuration parameters to the frame rate control module according to frame rate information in the frame rate synchronous frame, the frame rate control module is used for calculating and configuring a display clock according to the frame rate configuration parameters, determining a display output frame rate corresponding to the frame rate configuration parameters, and transmitting the display output frame rate to the display control module, and the display control module is used for displaying and driving a display screen according to the display output frame rate.
A display device comprising a display screen and a receiver card arrangement as described above.
The receiving card device and the display device comprise a receiving card, wherein the receiving card comprises a video and frame rate control input/output module, a frame rate control module and a display control module, the video and frame rate control input/output module is connected with the frame rate control module, the frame rate control module is connected with the display control module, the display control module is used for being connected with a display screen, the video and frame rate control input/output module is used for receiving a frame rate synchronous frame, transmitting frame rate configuration parameters to the frame rate control module according to frame rate information in the frame rate synchronous frame, the frame rate control module is used for calculating and configuring a display clock according to the frame rate configuration parameters, determining a display output frame rate corresponding to the frame rate configuration parameters and sending the display output frame rate to the display control module, and the display control module is used for displaying and driving the display screen according to the display output frame rate. The receiving card can receive the frame rate synchronous frame, calculates and configures a display clock according to the frame rate information in the frame rate synchronous frame, matches the display output frame rate corresponding to the frame rate configuration parameter, realizes the automatic tracking and matching of the input frame rate by the receiving card, performs display driving on the display screen according to the display output frame rate, matches dynamic frame rate adjustment, realizes the synchronization with the input frame rate, has high working efficiency and is reliable to use.
In one embodiment, when the number of the receiving cards is one, the video and frame rate control input/output module in the receiving card is used for connecting with a transmitting card, receiving a frame rate synchronization frame from the transmitting card, and after determining a display output frame rate corresponding to the frame rate configuration parameter, the frame rate control module in the receiving card sends the actual display output frame rate to the display control module, and sends a transmission ready signal to the transmitting card, where the transmission ready signal is used for controlling the transmitting card to send a video frame to the receiving card.
In one embodiment, when the number of the receiving cards is more than two, each receiving card is sequentially connected to form a cascade structure, the receiving card at one end of the cascade structure is used for being connected with a transmitting card, and each receiving card is used for being connected with a display screen;
the video and frame rate control input/output module in the receiving card at one end of the cascade structure is used for receiving the frame rate synchronous frame from the transmitting card, transmitting the frame rate synchronous frame to the lower receiving card, receiving the transmission preparation signals from each receiving card through the lower receiving card, and transmitting the transmission preparation signals to the transmitting card after receiving the transmission preparation signals of all the receiving cards;
If the current receiving card is the last receiving card in the cascade structure, the frame rate control input/output module in the current receiving card receives a frame rate synchronous frame from the upper receiving card, and the frame rate control module in the current receiving card sends a transmission preparation signal to the upper receiving card after determining the display output frame rate according to the frame rate synchronous frame;
if the current receiving card is not the last receiving card in the cascade structure, the frame rate control input/output module in the current receiving card receives the frame rate synchronous frame from the upper receiving card or the transmitting card, and after the frame rate control module in the current receiving card determines the display output frame rate according to the frame rate synchronous frame, the frame rate control module sends a transmission preparation signal to the upper receiving card and sends the frame rate synchronous frame to the lower receiving card.
In one embodiment, the display control module includes a frame writing module, a frame reading module and a display driving module, the receiving card further includes a memory, the frame writing module is connected with the video and frame rate control input/output module, the frame reading module is connected with the frame rate control module, the frame writing module and the frame reading module are both connected with the memory, the display driving module is connected with the frame reading module, and the display driving module is further used for connecting with a display screen;
The frame writing module is used for storing the received video frames from the frame rate control input and output module in the memory, the frame reading module is used for reading the video data stream from the memory according to the display output frame rate after receiving the display output frame rate from the frame rate control module, and outputting the video data stream to the display driving module for driving display.
In one embodiment, the frame rate control input/output module includes an interface, a transmission rate matching module and a rate matching register, where the rate matching register is disposed at the interface, and the transmission rate matching module is connected to the rate matching register;
the interface is used for receiving a frame rate synchronous frame, the transmission rate matching module is used for detecting the level state of the rate matching register, and when the level state is high, the frame rate corresponding to the current transmission rate is matched as a frame rate configuration parameter according to a preset frame rate and rate matching relation.
In one embodiment, the interface is an Aurora interface.
In one embodiment, the video and frame rate control input output module is further configured to receive a video frame after the frame rate control module determines the display output frame rate, and transmit the video frame to the display control module.
In one embodiment, the video and frame rate control input/output module is configured to receive a data packet, unpack the data packet to obtain a data code, and confirm that a frame rate synchronization frame or a video frame is received according to the data code.
In one embodiment, the video and frame rate control input/output module is further configured to perform CRC check on the data code after unpacking the data packet to obtain the data code, and confirm that the received frame rate synchronization frame or video frame is received according to the check result.
Drawings
FIG. 1 is a schematic diagram of a display control system according to an embodiment;
FIG. 2 is a block diagram of a receiver card device in one embodiment;
FIG. 3 is a schematic diagram of the structure of a receiving card in one embodiment;
FIG. 4 is a functional block diagram of a write frame module in one embodiment;
FIG. 5 is a functional block diagram of a frame reading module in one embodiment;
FIG. 6 is a functional block diagram of a display driver module in one embodiment;
FIG. 7 is a diagram of video stream interface signals and timing diagrams according to one embodiment;
FIG. 8 is a workflow diagram of a receiving card in one embodiment;
FIG. 9 is a functional block diagram of a video and frame rate control input output module in one embodiment;
FIG. 10 is a flowchart of the operation of the video and frame rate control input output module in one embodiment;
FIG. 11 is a functional block diagram of a frame rate control module in one embodiment.
Detailed Description
In order to make the objects, technical solutions and advantages of the present application more apparent, the present application is more fully described below by way of examples with reference to the accompanying drawings. It should be understood that the specific embodiments described herein are for purposes of illustration only and are not intended to limit the present application.
In one embodiment, a receiver card apparatus is provided that is applicable to a display device, particularly in a display screen control system of the display device, such as in an LED display screen control system. The LED display control system generally further includes a transmitting card, please refer to fig. 1, where n sets of such receiving cards may be connected in series in the display control system, only one set is illustrated here as an example, the connection between the transmitting card and the receiving card, and the connection between the receiving cards is based on an FPGA high-speed transceiver, and core devices of the transmitting board and the receiving board are FPGAs, but they are two boards that are separated and independent. A protocol capable of realizing high-speed transmission and self-contained transmission rate detection is generally used between the sending card and the receiving card, so that the data transmission efficiency is improved.
The receiving card device comprises a receiving card, please refer to fig. 2, the receiving card comprises a video and frame rate control input/output module 100, a frame rate control module 200 and a display control module 300, the video and frame rate control input/output module 100 is connected with the frame rate control module 200, the frame rate control module 200 is connected with the display control module 300, and the display control module 300 is used for being connected with a display screen. The video and frame rate control input/output module 100 is configured to receive a frame rate synchronization frame, transfer a frame rate configuration parameter to the frame rate control module 200 according to frame rate information in the frame rate synchronization frame, the frame rate control module 200 is configured to calculate and configure a display clock according to the frame rate configuration parameter, determine a display output frame rate corresponding to the frame rate configuration parameter, and send the display output frame rate to the display control module 300, and the display control module 300 is configured to display and drive the display screen according to the display output frame rate. The receiving card can receive the frame rate synchronous frame, calculates and configures a display clock according to the frame rate information in the frame rate synchronous frame, matches the display output frame rate corresponding to the frame rate configuration parameter, realizes the automatic tracking and matching of the input frame rate by the receiving card, performs display driving on the display screen according to the display output frame rate, matches dynamic frame rate adjustment, realizes the synchronization with the input frame rate, has high working efficiency and is reliable to use.
Specifically, the video and frame rate control input/output module 100 is configured to receive a frame rate synchronization frame, and when a receiving card where the video and frame rate control input/output module 100 is located is connected to a transmitting card, the video and frame rate control input/output module 100 is configured to receive the frame rate synchronization frame from the transmitting card. When the receiving card where the video and frame rate control input/output module 100 is located is connected to other receiving cards, the video and frame rate control input/output module 100 is configured to receive frame rate synchronization frames from the other receiving cards. The video and frame rate control input/output module 100 transfers the frame rate configuration parameters to the frame rate control module 200 according to the frame rate information in the received frame rate synchronization frame, and may set the serial number of the local receiving card as SID.
After receiving the frame rate configuration parameters, the frame rate control module 200 calculates and configures a display clock according to the frame rate configuration parameters, determines a display output frame rate corresponding to the frame rate configuration parameters, and sends the display output frame rate to the display control module 300. Specifically, the display output frame rate is determined by the period ST of the display signal of the present module, which is realized based on the frequency F of the base clock:
ST＝floor(F/FR) (1)
wherein floor represents a downward rounding, and the value interval FR epsilon [30,360]. The value of FR may be any integer from 30 to 360. After the ST is calculated, counting is performed through a basic clock from 0, frame rate control is realized by sending out a display signal after the ST is reached, the corresponding display output frame rate is sent to the display control module 300, and the counting value is set to 0 for re-counting. In other embodiments, the range of values of FR may be other, as long as those skilled in the art consider it to be possible, depending on the communication protocol between the receiving card and the transmitting card, or between the receiving card and other receiving cards. The display control module 300 is used for performing display driving on the display screen according to the display output frame rate, realizing automatic tracking of the receiving card and matching the input frame rate, performing display driving on the display screen according to the display output frame rate, matching dynamic frame rate adjustment, realizing synchronization with the input frame rate, and having high working efficiency and reliable use.
In one embodiment, when the number of the receiving cards is one, the video and frame rate control input/output module 100 in the receiving card is configured to connect to the transmitting card, receive the frame rate synchronization frame from the transmitting card, and after determining the display output frame rate corresponding to the frame rate configuration parameter, the frame rate control module 200 in the receiving card sends the actual display output frame rate to the display control module 300, and sends a transmission ready signal to the transmitting card, where the transmission ready signal is used to control the transmitting card to transmit the video frame to the receiving card.
Specifically, when the number of the receiving cards is one, the video and frame rate control input/output module 100 in the receiving card is used for connecting with the transmitting card, the video and frame rate control input/output module 100 in the receiving card is connected with the frame rate control module 200 in the unified receiving card, the frame rate control module 200 is connected with the display control module 300 in the same receiving card, and the display control module 300 is used for connecting with the display screen.
Similar to the operation principle of the foregoing receiving card modules, the video and frame rate control input/output module 100 in the receiving card receives the frame rate synchronization frame from the transmitting card, and the frame rate control module 200 in the receiving card transmits the actual display output frame rate to the display control module 300 in the same receiving card after determining the display output frame rate corresponding to the frame rate configuration parameter, and transmits a transmission ready signal to the transmitting card, which is used for controlling the transmitting card to transmit the video frame to the receiving card. After determining the display output frame rate corresponding to the frame rate configuration parameter, the frame rate control module 200 sends the actual display output frame rate to the display control module 300 in the same receiving card, so that the display control module 300 performs display driving on the display screen according to the display output frame rate. In addition, after determining the display output frame rate, the frame rate control module 200 also sends a transmission ready signal to the transmitting card, which characterizes that its own frame rate configuration has been completed, and the transmission ready signal may be a frame rate synchronization frame with a configuration result. After receiving the transmission ready signal, the transmitting card determines whether to transmit the video frame to the receiving card according to the configuration result in the transmission ready signal. The receiving card is used for connecting with the display screen, when the configuration result in the transmission ready signal represents that the frame rate configuration of the receiving card is successful, the receiving card is considered to automatically track and match the input frame rate successfully, and the sending card sends the video frame to the receiving card at the moment, so that the receiving card realizes the display control of the display screen according to the received video frame.
In one embodiment, when the number of the receiving cards is more than two, the receiving cards are sequentially connected to form a cascade structure, the receiving cards at one end of the cascade structure are used for being connected with the sending card, and each receiving card is used for being connected with the display screen. The video and frame rate control input/output module 100 in the receiving card at one end of the cascade structure is configured to receive the frame rate synchronization frame from the transmitting card, send the frame rate synchronization frame to the receiving card at the lower stage, receive the transmission ready signals from the receiving cards through the receiving card at the lower stage, and send the transmission ready signals to the sending card after receiving the transmission ready signals from all the receiving cards.
Specifically, the cascade structure refers to a first receiving card connecting a transmitting card and a second receiving card, the second receiving card connecting the first receiving card and a third receiving card, and the nth receiving card connecting the (n-1) th receiving card and the (n+1) th receiving card, wherein n is the number of the receiving cards. The receiving card at one end of the cascade structure refers to the first receiving card or the nth receiving card in the cascade structure, and the lower receiving card and the upper receiving card are respectively used for referring to different receiving cards connected with the same receiving card. Each of the receiving cards includes therein a video and frame rate control input output module 100, a frame rate control module 200, and a display control module 300. The receiving card at one end of the cascade structure is taken as a first receiving card in the cascade structure, the first receiving card is used for being connected with the sending card, and each receiving card of the cascade structure is used for being connected with the display screen. The video and frame rate control input/output module 100 in the first receiving card is configured to receive the frame rate synchronization frame from the transmitting card, and send the frame rate synchronization frame to the next receiving card, that is, the second receiving card, and receive the transmission ready signal from each receiving card (the third receiving card to the nth receiving card) through the next receiving card (that is, the second receiving card), and send the transmission ready signal to the sending card after the first receiving card receives the transmission ready signals from all receiving cards (the second receiving card to the nth receiving card).
If the current receiving card is the last receiving card in the cascade structure, the frame rate control input/output module in the current receiving card receives the frame rate synchronization frame from the upper receiving card, and the frame rate control module 200 in the current receiving card sends a transmission preparation signal to the upper receiving card after determining the display output frame rate according to the frame rate synchronization frame. Taking the last receiving card in the cascade structure as the nth receiving card as an example, the frame rate control input/output module in the nth receiving card receives the frame rate synchronization frame from the nth-1 receiving card, and the frame rate control module 200 in the nth receiving card sends a transmission preparation signal to the nth-1 receiving card after determining the display output frame rate according to the frame rate synchronization frame.
If the current receiving card is not the last receiving card in the cascade structure, the frame rate control input/output module in the current receiving card receives the frame rate synchronization frame from the upper receiving card or the transmitting card, and after the frame rate control module 200 in the current receiving card determines the display output frame rate according to the frame rate synchronization frame, the frame rate control input/output module sends a transmission preparation signal to the upper receiving card and sends the frame rate synchronization frame to the lower receiving card. Taking the current receiving card as the n-2 receiving card in the cascade structure as an example, the frame rate control input/output module in the n-2 receiving card receives the frame rate synchronization frame from the upper receiving card (n-3 receiving card) or the transmitting card, and after determining the display output frame rate according to the frame rate synchronization frame, the frame rate control module 200 in the n-2 receiving card transmits a transmission preparation signal to the upper receiving card (n-3 receiving card) and transmits the frame rate synchronization frame to the lower receiving card (n-1 receiving card).
In one embodiment, referring to fig. 3, the display control module 300 includes a frame writing module, a frame reading module, and a display driving module, the receiving card further includes a memory, the frame writing module is connected to the video and frame rate control input/output module 100, the frame reading module is connected to the frame rate control module 200, the frame writing module and the frame reading module are both connected to the memory, the display driving module is connected to the frame reading module, and the display driving module is further used to connect to the display screen. The frame writing module is used for storing the received video frames from the frame rate control input/output module in the memory, and the frame reading module is used for reading the video data stream from the memory according to the display output frame rate after receiving the display output frame rate from the frame rate control module 200, and outputting the video data stream to the display driving module for driving display.
Specifically, the frame writing module is configured to store the received video frames from the frame rate control input/output module in the memory, where the frame rate control input/output module may receive the video frames from the transmitting card or other receiving card, and then transmit the received video frames to the frame writing module. The frame writing module finishes writing the video stream output by the frame rate control input/output module into the memory, firstly, the video data stream can be cached by a FIFO (First Input First Output, first-in first-out) memory module, then, the video data stream is continuously written into the memory at high speed through a memory burst operation, and only one frame of image is stored in the memory, wherein the functional block diagram is shown in fig. 4.
The frame reading module is configured to read the video data stream from the memory according to the display output frame rate after receiving the display output frame rate from the frame rate control module 200, and output the video data stream to the display driving module for driving display. The frame reading module finishes memory video data reading (burst reading operation) and outputs the memory video data in a video data stream mode after the memory video data is buffered by the FIFO. The functional block diagram is shown in fig. 5. And the display driving module typesets data and drives display. Taking a display screen as an LED display screen as an example, the display of the LED display screen is completed by a plurality of IC chips, each IC can control the lamp beads of a plurality of pixel points, and video data is required to be divided into a plurality of groups of display data according to physical structure arrangement and the distribution of the lamp beads controlled by the IC chips. And finally, outputting the segmented data to a display IC and updating the display. The functional block diagram is shown in fig. 6.
When displaying, the frame writing module writes the input video frame into the memory (e.g. DDR 4), the frame rate control module 200 initiates a display signal, informs the frame reading module to read the video data stream from the memory (e.g. DDR 4), and after receiving the display output frame rate from the frame rate control module 200, the frame reading module reads the video data stream from the memory according to the display output frame rate, and outputs the video data stream to the display driving module for driving display.
In one embodiment, the frame rate control input/output module includes an interface, a transmission rate matching module, and a rate matching register, where the rate matching register is disposed at the interface, and the transmission rate matching module is connected to the rate matching register. The interface is used for receiving the frame rate synchronous frame, the transmission rate matching module is used for detecting the level state of the rate matching register, and when the level state is high, the frame rate corresponding to the current transmission rate is matched as a frame rate configuration parameter according to the preset frame rate and rate matching relation.
In particular, the interface is for frame rate synchronization frames, and the interface may be coupled to a transmitting card or other receiving card to receive frame rate synchronization frames from the transmitting card or other receiving card. The transmission rate of the interface is different according to the type of the interface. The transmission rate matching module correspondingly divides different interface transmission rates into different frame rate ranges according to different interface transmission rates, and the corresponding relation between the interface transmission rates and the frame rate ranges is a preset frame rate and rate matching relation.
When the equipment is electrified and initialized, the receiving card defaults to carry out transmission communication in the lowest speed gear, the transmission speed matching module starts to detect the state of a speed matching register at the interface, if the transmission speed matching module is in high level, the transmission speed matching is not needed, if the transmission speed matching module is in low level, the transmission speed matching module is not matched, the state of the speed matching register needs to be detected by adjusting the transmission speed to the next speed gear, until the state of the speed matching register is in high level, otherwise, the speed of the next speed gear is sequentially set to be detected, the transmission communication can be carried out by speed matching, and the effectiveness of frame rate matching is improved. In an expandable manner, when the receiving card initiates a transmission ready signal to the sending card after rate matching, the feedback of the sending card is not stopped, and the sending card does not initiate the data packet to transmit after receiving the transmission ready signal.
In one embodiment, the interface is an Aurora interface. The Aurora protocol interface supports the transmission physical bandwidth of 30Gbps at maximum, can receive data with the frame rate of up to 360fps, and has reliable data transmission. When the interface is an Aurora interface, the transmission rate matching module may divide the rate into 11 gear steps, and the corresponding transmission rates within the range of 11 frame rates respectively correspond to the corresponding rates, and the corresponding relationship may be referred to in table 1.
In one embodiment, the video and frame rate control input output module 100 is further configured to receive video frames and transmit the video frames to the display control module 300 after the frame rate control module 200 determines the display output frame rate. Specifically, the video and frame rate control input output module 100 sends a transmission ready signal to the transmitting card after the frame rate control module 200 determines the display output frame rate. After receiving the transmission ready signal, the transmitting card determines whether to transmit the video frame to the receiving card according to the configuration result in the transmission ready signal. The receiving card is used for connecting with the display screen, when the configuration result in the transmission ready signal represents that the frame rate configuration of the receiving card is successful, the receiving card is considered to automatically track and match the input frame rate successfully, at the moment, the sending card sends the video frame to the receiving card, the video and frame rate control input/output module 100 in the receiving card receives the video frame and transmits the video frame to the display control module 300, so that the receiving card realizes the display control on the display screen according to the received video frame.
In one embodiment, the video and frame rate control input/output module 100 is configured to receive a data packet, unpack the data packet to obtain a data code, and confirm that the received frame is a frame rate synchronization frame or a video frame according to the data code.
Specifically, the video and frame rate control input/output module 100 is configured to receive a data packet, and unpack the data packet to obtain a data code. Unpacking is to read the first byte of data and encode the first byte of data as data. The frame rate sync frame is coded with 0x00 in this embodiment, which is used to indicate that the frame is a frame rate sync frame, 24 bytes in total, the data structure of the frame rate sync frame can be seen in table 2, and the meaning of each symbol in table 2 can be seen in table 3. The structure of the video frames can be seen in
The meaning of each symbol in Table 4 is shown in Table 5.
| Transmission rate gear | Frame rate range | Aurora interface transmission rate |
| 1 | [30,60] | 5Gbps |
| 2 | (60,90] | 7.5Gbps |
| 3 | (90,120] | 10Gbps |
| 4 | (120,150] | 12.5Gbps |
| 5 | (150,180] | 15Gbps |
| 6 | (180,210] | 17.5Gbps |
| 7 | (210,240] | 20Gbps |
| 8 | (240,270] | 22.5Gbps |
| 9 | (270,300] | 25Gbps |
| 10 | (300,330] | 27.5Gbps |
| 11 | (330,360] | 30Gbps |
TABLE 1
In this embodiment, the video and frame rate control input/output module 100 unpacks a data packet to obtain data encoding, if the value is 0x00, the packet is a frame rate synchronization frame, and if the value is 0x01, the packet is a video frame, so that identification is fast and simple. It is to be understood that in other embodiments, the frame rate synchronization frames and video frames may be encoded for other data structures and corresponding other data as long as one skilled in the art deems it practical.
TABLE 2
TABLE 3 Table 3
TABLE 4 Table 4
In one embodiment, the video and frame rate control input/output module 100 is further configured to perform CRC (Cyclic Redundancy Check ) check on the data code after unpacking the data packet to obtain the data code, and confirm that the received frame rate synchronization frame or video frame is received according to the check result.
| (symbol) | Name of the name | Description of the invention |
| Code | Encoding | Value 0x01 |
| LINE | Line number | Pixel row number |
| PN | Row pixels N | Nth pixel of a certain row |
| RFU | Reservation | For future expansion |
| CRC32 | CRC check code | 32bit CRC check code |
TABLE 5
Specifically, the CRC check refers to performing 32-bit CRC operation (general algorithm) on the transmitted valid data (refers to data before CRC calculated by the transmission end) to obtain a CRC value, comparing the calculated CRC value with the CRC calculated by the transmission end, if the result is consistent, indicating that the check is passed, otherwise, the check is not passed. In this embodiment, the video and frame rate control input/output module 100 is further configured to perform CRC check on the data code after unpacking the data packet to obtain the data code, and confirm that the received frame rate synchronization frame or video frame is received according to the check result. And the CRC check is performed according to the CRC value read by the packet structure and the CRC result of the whole packet data, if the comparison result is consistent, the data transmission is normal, otherwise, the data transmission abnormality sends out an instruction, and the quality and the safety of the data transmission are improved.
Further, if the frame rate synchronization frame is determined, frame rate information in the unpacked frame rate synchronization frame is sent to the frame rate control module 200 to perform frame rate configuration, meanwhile, whether the receiving card is the last receiving card in the system is determined by detecting whether two interfaces of the receiving card are connected, if not, the received data packet data is sent to the next receiving card, if yes, a frame rate configuration Result is written to the frame rate control information, and is fed back to the data packet unpacking/packaging to perform package processing and sent to the last receiving card, the frame rate configuration Result is written to the SID bit by setting a Result value, the SID is a serial number of the receiving card when the frame rate is set, and finally, the frame rate configuration Result of each receiving card is returned to the sending card according to the step. After receiving the frame rate configuration result, the transmitting card starts to transmit video frames, the receiving card starts to unpack the data packet data and CRC check, then video frame data can be obtained, and the video frames are analyzed to obtain video data stream output. The signal timing diagram is shown in fig. 7.
For a better understanding of the above embodiments, a detailed explanation is provided below in connection with a specific embodiment. In one embodiment, the receiving card apparatus includes a receiving card including a video and Frame rate control input output module 100 (Aurora IP Receiver), a Frame rate control module 200 (Frame rate Controller), and a Display control module 300, the Display control module 300 includes a Frame write module (Frame Writer), a Frame read module (Frame Reader), and a Display Driver), and the Frame rate control input output module includes an interface, a transmission rate matching module (Transmission Speed Match), and a rate matching register (speed_match_ready), the interface being an Aurora interface.
Specifically, the application scenario of the receiving card device is a receiving card in a control system, as shown in fig. 1: there may be n sets of such serial sequences of receiving cards in the system, only one of which is illustrated here, the connection between the transmitting card and the receiving card, and between the receiving cards being based on FPGA high-speed transceivers, using Aurora protocol. The core devices of the transmitting board and the receiving board are FPGAs, but are two boards which are separated and independent.
As shown in fig. 1, first, high frame rate video data transmits the adjusted frame rate information and video data to a receiving card via a transmitting card having an adaptively adjusted frame rate, and a communication protocol between the transmitting card and the receiving card is mainly a frame rate synchronization frame and a video frame. The adaptive adjustment refers to that the sending card subtracts the received two continuous frames to obtain a difference image, and judges whether frame insertion or frame loss is needed according to the difference degree parameter and the difference image, so as to realize frame rate adaptive adjustment, namely, the process of realizing frame insertion and frame loss processing according to the degree of change between the two continuous frames is called adaptive adjustment of frame rate. The transmitting card writes the self-adaptive adjusted frame rate information into a frame rate synchronous frame and transmits the frame rate information to the receiving card, the receiving card carries out frame rate configuration and sequentially transmits the frame rate synchronous frame to the next cascaded receiving card until the last cascaded receiving card receives the frame rate synchronous frame and after the configuration is completed, the configuration result is written into the frame rate synchronous frame and returned to the upper receiving card, after each receiving card receives the feedback frame rate synchronous frame, the configuration result of the receiving card is written into the upper feedback result, the result is fed back to the upper stage until all receiving cards feed back the frame rate synchronous frame with the configuration result to the transmitting card, and the transmitting card determines whether to transmit the video frame to the receiving card according to the result after receiving the configuration feedback.
As shown in fig. 3, the Aurora IP Receiver module is responsible for receiving an Aurora Packet (a data Packet including a frame rate synchronization frame and a video frame) sent by a transmitting card or a receiving card of a previous stage, transmitting a frame rate configuration parameter to the Frame rate Controller module according to information of the frame rate synchronization frame, setting a serial number of a receiving card of the current stage as SID, transmitting the frame rate synchronization frame to a receiving card of the next stage, and receiving feedback of video frame processing and the frame rate synchronization frame; in the frame rate configuration, the Frame rate Controller module is that the frame rate control module 200 calculates and configures a display clock according to the input frame rate information, and finally determines the actual display output frame rate and feeds back the configuration result. When in Display, the Frame Writer module writes the input video Frame into the memory (for example DDR 4), and the Frame rate Controller module initiates a Display signal to inform the Frame Reader module to read the video data stream from the memory (for example DDR 4) and output the video data stream to the Display Driver module for driving Display. The workflow of the system is shown in fig. 8.
The basic principle and design idea of each module are described next. First, a video and frame rate control input/output module 100 (Aurora IP Receiver), whose functional block diagram is shown in fig. 9, is input to the FPGA from a transmitting card or a receiving card at a higher level through an Aurora interface, which supports a transmission physical bandwidth of 30Gbps at maximum, and can receive frame rate data up to 360 fps. The Aurora interface transmission rate is divided into a plurality of discrete values, the Transmission Speed Match transmission rate matching module divides the rate into 11 gears, and the corresponding transmission rates respectively correspond to the transmission rates within the 11 frame rate ranges, and the corresponding relation is shown in table 1. The transmission rate of 0-30 Gbps supported by the Aurora protocol can consume more resources if each frame rate is regulated, the gear division of the table is self-defined by the invention, and is evenly distributed into 12 gears according to the transmission rate of 30Gbps, wherein the gears of 0-30 frames are not processed,
When the equipment is powered on and initialized, the receiving card defaults to carry out transmission communication in the lowest speed gear, a Transmission Speed Match transmission speed matching module starts to detect the speed matching register speed_match_ready state at two ends of the Aurora interface, if the speed matching module is in a high level, the transmission speed matching is indicated, matching processing is not needed, if the speed matching module is in a low level, the speed matching module is in a non-matching state, the transmission speed to be adjusted to the next speed gear needs to be adjusted to detect the speed matching register state, until the speed matching register state is in a high level, otherwise, the speed matching module sequentially sets the speed of the next speed gear to detect and pass, and the transmission communication can be carried out.
After the rate matching, the receiving card initiates a transmit_ready signal (transmission ready signal) to the sending card, and the sending card stops feeding back until receiving the transmit_ready signal, and the sending card does not initiate the transmission of the Aurora Packet data Packet. The Aurora IP Receiver module workflow chart is shown in fig. 10, wherein the Packet data of the received Aurora Packet begins to be unpacked, and the Aurora Packet has the following structure: frame rate sync frame-encoded 0x00, which is used to indicate that the frame is a frame rate sync frame, for a total of 24 bytes. Video frame, encoding 0x01, is used to transmit one row of pixel data allocated to a certain Aurora channel in a frame.
The method comprises the steps of performing unpacking processing and CRC (cyclic redundancy check) on Packet data of an Aurora Packet by reading, wherein the unpacking processing is to read first byte data of the data, if the value is 0x00, the Packet is a frame rate synchronous frame, if the value is 0x01, the Packet is a video frame, the CRC processing is to read a corresponding CRC value according to a Packet structure and compare with a CRC check result of the whole Packet data, if the comparison result is consistent, the data transmission is normal, otherwise, the data transmission is abnormal, and an indication is sent; if the Frame rate synchronization Frame is determined, the unpacked Frame rate control is input to the Frame rate information Frame rate of the analysis Frame rate synchronization Frame to be sent to the Frame rate control module 200 for Frame rate configuration, and meanwhile, whether the module is the last receiving card in the system is determined by detecting whether two Aurora interfaces of the receiving card are connected, if not, the received Aurora Packet data is sent to the next receiving card, if the Frame rate configuration Result is written to the last receiving card, the final receiving card is written to Frame rate control information, the unpacking/packing is fed back to the Aurora Packet for package processing to be sent to the last receiving card, the Frame rate configuration Result is written to be the SID bit of the Result value, the SID is the serial number of the receiving card when the Frame rate is set, the Frame rate configuration Result of each receiving card is finally returned to the sending card according to the step, the sending card starts to send the Video Frame after receiving the Frame rate configuration Result, the module starts unpacking processing and CRC check, and the Frame data Video Frame data is obtained, and the Video stream data is output from the analysis Frame. The signal timing diagram is shown in fig. 7.
As shown in fig. 11, the functional block diagram of the Frame rate Controller module is that, after receiving the Frame rate output by Aurora IP Receiver, the Frame rate Controller module starts to calculate and configure the display Frame rate, where the output Frame rate is obtained by parsing the FPS parameters in tables 2 and 3 and the output Frame rate is the display Frame rate. The display frame rate FR is determined by the period ST of the display signal of the present module, which is realized based on the frequency F of the base clock:
ST＝floor(F/FR) (1)
wherein floor represents a downward rounding, and the value interval FR epsilon [30,360]. The value interval is the value range, and the value of FR is any integer from 30 to 360.
After the ST is calculated, the Frame rate control is realized by counting from 0 through a basic clock and sending out a Display signal after the ST is reached, the counting value is set to 0 for re-counting, after the configuration is completed, a configuration success mark 0x01 is returned to the Aurora IP Receiver module, and the Frame Reader module is informed of reading video data according to the configured Display signal frequency as the Display Frame rate for subsequent Display and outputting the video data to the Display Driver module for driving Display.
Then the Frame Writer module finishes writing the video stream output by the video input module into the memory, firstly, a fifo module is required to buffer the video data stream, then the video data stream is continuously written into the memory at high speed through the memory burst operation, and only one Frame of image is stored in the memory, and the functional block diagram is shown in fig. 4. The video data stream mode is only the data format which is relatively common to a developer and is not fixed, and the video frame data is only indicated to be output in the data stream mode, but the data needs to keep the integrity of one frame, so that the subsequent processing is convenient.
The Frame Reader module finishes memory video data reading (burst read operation) and outputs the memory video data in a video data stream form after fifo buffering. The functional block diagram is shown in fig. 5.
The Display Driver module typesets data and drives the Display, the Display of the LED Display screen is completed by a plurality of IC chips, each IC can control the lamp beads of a plurality of pixel points, and video data are required to be divided into a plurality of groups of Display data according to physical structure arrangement and the distribution of the lamp beads controlled by the IC chips. And finally, outputting the segmented data to a display IC and updating the display. The functional block diagram is shown in fig. 6. The upper layer transmits the data to the Display Driver module to form an image of the image on the visual image, the lamps controlled by each driving IC are not continuous one or one, but are spaced, each IC is inconsistent in spacing mode, the image data is taken out according to the positions of the lamps controlled by the ICs in space, and the process is typesetting data.
The receiving card device comprises a receiving card, the receiving card comprises a video and frame rate control input/output module 100, a frame rate control module 200 and a display control module 300, the video and frame rate control input/output module 100 is connected with the frame rate control module 200, the frame rate control module 200 is connected with the display control module 300, the display control module 300 is connected with a display screen, the video and frame rate control input/output module 100 is used for receiving a frame rate synchronous frame, frame rate configuration parameters are transmitted to the frame rate control module 200 according to frame rate information in the frame rate synchronous frame, the frame rate control module 200 is used for calculating and configuring a display clock according to the frame rate configuration parameters, determining a display output frame rate corresponding to the frame rate configuration parameters and transmitting the display output frame rate to the display control module 300, and the display control module 300 is used for displaying and driving the display screen according to the display output frame rate. The receiving card can receive the frame rate synchronous frame, calculates and configures a display clock according to the frame rate information in the frame rate synchronous frame, matches the display output frame rate corresponding to the frame rate configuration parameter, realizes the automatic tracking and matching of the input frame rate by the receiving card, performs display driving on the display screen according to the display output frame rate, matches dynamic frame rate adjustment, realizes the synchronization with the input frame rate, has high working efficiency and is reliable to use.
In one embodiment, a display device is provided that includes a display screen and a receiver card apparatus as described above. The display device realizes the real-time adjustment of the frame rate range of up to 360fps for receiving and displaying on the receiving card of the LED display screen control system, and realizes the automatic matching function of the transmission rate on the receiving card of the LED display screen control system.
The display device comprises a receiving card, the receiving card comprises a video and frame rate control input/output module 100, a frame rate control module 200 and a display control module 300, the video and frame rate control input/output module 100 is connected with the frame rate control module 200, the frame rate control module 200 is connected with the display control module 300, the display control module 300 is connected with a display screen, the video and frame rate control input/output module 100 is used for receiving frame rate synchronous frames, frame rate configuration parameters are transmitted to the frame rate control module 200 according to frame rate information in the frame rate synchronous frames, the frame rate control module 200 is used for calculating and configuring a display clock according to the frame rate configuration parameters, determining a display output frame rate corresponding to the frame rate configuration parameters and transmitting the display output frame rate to the display control module 300, and the display control module 300 is used for performing display driving on the display screen according to the display output frame rate. The receiving card can receive the frame rate synchronous frame, calculates and configures a display clock according to the frame rate information in the frame rate synchronous frame, matches the display output frame rate corresponding to the frame rate configuration parameter, realizes the automatic tracking and matching of the input frame rate by the receiving card, performs display driving on the display screen according to the display output frame rate, matches dynamic frame rate adjustment, realizes the synchronization with the input frame rate, has high working efficiency and is reliable to use.
The technical features of the above-described embodiments may be arbitrarily combined, and all possible combinations of the technical features in the above-described embodiments are not described for brevity of description, however, as long as there is no contradiction between the combinations of the technical features, they should be considered as the scope of the description.
The above examples illustrate only a few embodiments of the invention, which are described in detail and are not to be construed as limiting the scope of the invention. It should be noted that it will be apparent to those skilled in the art that several variations and modifications can be made without departing from the spirit of the invention, which are all within the scope of the invention. Accordingly, the scope of protection of the present invention is to be determined by the appended claims.
Claims (10)
1. The receiving card device is characterized by comprising a receiving card, wherein the receiving card comprises a video and frame rate control input/output module, a frame rate control module and a display control module, the video and frame rate control input/output module is connected with the frame rate control module, the frame rate control module is connected with the display control module, and the display control module is used for being connected with a display screen;
The video and frame rate control input/output module is used for receiving a frame rate synchronous frame, transmitting frame rate configuration parameters to the frame rate control module according to frame rate information in the frame rate synchronous frame, the frame rate control module is used for calculating and configuring a display clock according to the frame rate configuration parameters, determining a display output frame rate corresponding to the frame rate configuration parameters, and transmitting the display output frame rate to the display control module, and the display control module is used for displaying and driving a display screen according to the display output frame rate.
2. The apparatus according to claim 1, wherein when the number of the receiving cards is one, the video and frame rate control input output module in the receiving card is configured to connect to a transmitting card, receive a frame rate synchronization frame from the transmitting card, and after determining a display output frame rate corresponding to the frame rate configuration parameter, the frame rate control module in the receiving card transmits the display output frame rate to the display control module, and transmits a transmission ready signal for controlling the transmitting card to transmit a video frame to the receiving card to the transmitting card.
3. The card receiving device according to claim 1, wherein when the number of the card receiving devices is more than two, the card receiving devices are sequentially connected to form a cascade structure, the card receiving device at one end of the cascade structure is used for connecting a transmitting card, and each card receiving device is used for connecting a display screen;
The video and frame rate control input/output module in the receiving card at one end of the cascade structure is used for receiving the frame rate synchronous frame from the transmitting card, transmitting the frame rate synchronous frame to the lower receiving card, receiving the transmission preparation signals from each receiving card through the lower receiving card, and transmitting the transmission preparation signals to the transmitting card after receiving the transmission preparation signals of all the receiving cards;
if the current receiving card is the last receiving card in the cascade structure, the frame rate control input/output module in the current receiving card receives a frame rate synchronous frame from the upper receiving card, and the frame rate control module in the current receiving card sends a transmission preparation signal to the upper receiving card after determining the display output frame rate according to the frame rate synchronous frame;
if the current receiving card is not the last receiving card in the cascade structure, the frame rate control input/output module in the current receiving card receives the frame rate synchronous frame from the upper receiving card or the transmitting card, and after the frame rate control module in the current receiving card determines the display output frame rate according to the frame rate synchronous frame, the frame rate control module sends a transmission preparation signal to the upper receiving card and sends the frame rate synchronous frame to the lower receiving card.
4. The receiving card device according to claim 1, wherein the display control module includes a frame writing module, a frame reading module and a display driving module, the receiving card further includes a memory, the frame writing module is connected with the video and frame rate control input/output module, the frame reading module is connected with the frame rate control module, the frame writing module and the frame reading module are both connected with the memory, the display driving module is connected with the frame reading module, and the display driving module is further used for connecting with a display screen;
the frame writing module is used for storing the received video frames from the frame rate control input and output module in the memory, the frame reading module is used for reading the video data stream from the memory according to the display output frame rate after receiving the display output frame rate from the frame rate control module, and outputting the video data stream to the display driving module for driving display.
5. The device of claim 1, wherein the frame rate control input/output module comprises an interface, a transmission rate matching module, and a rate matching register, the rate matching register being disposed at the interface, the transmission rate matching module being connected to the rate matching register;
The interface is used for receiving a frame rate synchronous frame, the transmission rate matching module is used for detecting the level state of the rate matching register, and when the level state is high, the frame rate corresponding to the current transmission rate is matched as a frame rate configuration parameter according to a preset frame rate and rate matching relation.
6. The receiver card device of claim 5, wherein the interface is an Aurora interface.
7. The receiver card device of claim 1, wherein the video and frame rate control input output module is further configured to receive video frames and transmit the video frames to the display control module after the frame rate control module determines the display output frame rate.
8. The device of claim 7, wherein the video and frame rate control input/output module is configured to receive a data packet, unpack the data packet to obtain a data code, and confirm that a frame rate synchronization frame or a video frame is received according to the data code.
9. The device of claim 8, wherein the video and frame rate control input/output module is further configured to perform CRC check on the data code after unpacking the data packet to obtain the data code, and confirm that the received frame rate synchronization frame or video frame is received according to the check result.
10. A display device comprising a display screen and a receiver card arrangement as claimed in any one of claims 1 to 9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111537899.7A CN114338949B (en) | 2021-12-15 | 2021-12-15 | Receiving card device and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111537899.7A CN114338949B (en) | 2021-12-15 | 2021-12-15 | Receiving card device and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114338949A CN114338949A (en) | 2022-04-12 |
| CN114338949B true CN114338949B (en) | 2023-07-11 |
Family
ID=81052958
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202111537899.7A Active CN114338949B (en) | 2021-12-15 | 2021-12-15 | Receiving card device and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114338949B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111312149A (en) * | 2020-03-10 | 2020-06-19 | Tcl华星光电技术有限公司 | Driving method and driving device |
| CN112599083A (en) * | 2020-12-24 | 2021-04-02 | 深圳市洲明科技股份有限公司 | Data transmission method, data receiving method, sending card and receiving card of display screen |
| CN113132553A (en) * | 2020-01-16 | 2021-07-16 | 京东方科技集团股份有限公司 | Novel source end synchronous display method and device |
| CN113347466A (en) * | 2021-05-18 | 2021-09-03 | 深圳市腾讯网络信息技术有限公司 | Data processing method, device and storage medium |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7511713B2 (en) * | 2004-03-02 | 2009-03-31 | Ittiam Systems (P) Ltd. | Method and apparatus for high rate concurrent read-write applications |
-
2021
- 2021-12-15 CN CN202111537899.7A patent/CN114338949B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113132553A (en) * | 2020-01-16 | 2021-07-16 | 京东方科技集团股份有限公司 | Novel source end synchronous display method and device |
| CN111312149A (en) * | 2020-03-10 | 2020-06-19 | Tcl华星光电技术有限公司 | Driving method and driving device |
| CN112599083A (en) * | 2020-12-24 | 2021-04-02 | 深圳市洲明科技股份有限公司 | Data transmission method, data receiving method, sending card and receiving card of display screen |
| CN113347466A (en) * | 2021-05-18 | 2021-09-03 | 深圳市腾讯网络信息技术有限公司 | Data processing method, device and storage medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114338949A (en) | 2022-04-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10593256B2 (en) | LED display device and method for operating the same | |
| CN112599083B (en) | Data transmission method, data receiving method, sending card and receiving card of display screen | |
| US9747872B2 (en) | LED display device and method for operating the same | |
| US20070160139A1 (en) | Method and apparatus for varied format encoding and decoding of pixel data | |
| EP3664323B1 (en) | Embedded clock recovery | |
| US8161210B1 (en) | Multi-queue system and method for deskewing symbols in data streams | |
| US9864521B2 (en) | Peripheral device complying with SDIO standard and method for managing SDIO command | |
| US8583841B2 (en) | Digital video data relay | |
| US20120120967A1 (en) | Universal Serial Interface | |
| CN112653861B (en) | Multichannel video data transmission method and device based on GT interface | |
| US20050047447A1 (en) | Transmission system | |
| CN110896431B (en) | Non-compression high-definition video transmission method and system | |
| CN108712625B (en) | Multichannel real-time high-definition image transmission system and transmission method | |
| US20080040765A1 (en) | Bidirectional communication protocol between a serializer and a deserializer | |
| CN114338949B (en) | Receiving card device and display device | |
| US9178692B1 (en) | Serial link training method and apparatus with deterministic latency | |
| US8793410B2 (en) | Data rate throttling in an internal packet-based interface | |
| EP3671720B1 (en) | Real-time on-chip data transfer system | |
| CN105304001A (en) | Signal extension box based on SERDES | |
| US7624311B2 (en) | Method and apparatus for converting interface between high speed data having various capacities | |
| KR20210023853A (en) | Receiving device, and receiving method | |
| US8422518B2 (en) | Managing transmit jitter for multi-format digital audio transmission | |
| CN1826779B (en) | Clock retraining method for receivers | |
| US20230171374A1 (en) | Screen control system | |
| KR100795465B1 (en) | Serial compressed bus interface having a reduced pin count and a method for transmitting serial compressed data |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |